SEMICONDUCTOR DATA BOOK E C L



SEMICONDUCTOR DATA BOOK E C L

CONTENTS

DefinitGeneral	AL INFORMATION ion of Letter Symbols and Abbreviations I Information of HD10K Series I Information of HD100K Series	22
QUALIT	Y ASSURANCE OF ECL	25
HANDLI	ING PRECAUTIONS	34
DATA S	HEETS	37
● HD10K Se	ries	37
HD10101	Quadruple OR/NOR Gates	38
HD10102	Quadruple 2-input NOR Gates	39
HD10104	Quadruple 2-input AND Gates	40
HD10105	Triple 2-3-2 input OR/NOR Gates	42
HD10106	Triple 4-3-3 input NOR Gates	43
HD10107	Triple 2-input Exclusive-OR/NOR Gates	44
HD10109	Dual 4-5-input OR/NOR Gates	46
HD10110	Dual 3-input 3-output OR Gates	47
HD10111	Dual 3-input 3-output NOR Gates	48
HD10116	Triple Line Receives	49
HD10117	Dual 2-wide 2-3-input OR-AND/OR-AND-INVERT Gates	51
HD10118	Dual 2-wide 3-input OR-AND Gates	52
HD10119	4-wide 4-3-3-3-input OR/AND Gate	53
HD10121	4-wide OR-AND/OR-AND-INVERT Gate	55
HD10124	Quadruple TTL-to-ECL Translators	56
HD10125	Quadruple ECL-to-TTL Translators	58
HD10130	Dual Latches	60
HD10131	Dual Type-D Master-Slave Flip Flops	63
HD10132	Dual Multiplexers with Latch and Common Reset	
HD10133	Quadruple Latches	66
HD10134	Multiplexer with Latch	68
HD10136	Universal Hexadecimal Counter	70
HD10145	64-bit Register File (RAM)	72
HD10147	128-bit Random Access Memory	76 78
HD10148	64-bit Random Access Memory	
HD10160	12-bit Parity Generator/Checker	81
HD10161	Binary-to-1-of-8 Decoder (Low)	83
HD10162	Binary-to-1-of-8 Decoder (High)	85
HD10164	8-line Multiplexer	88 91
HD10174	Dual 4-to-1 Multiplexers	94
HD10175	Quintuple Latches	97
HD10179	Look-Ahead Carry Block	100
HD10180	Dual High Speed Adders/Subtractors	102
HD10181	4-bit Arithmetic Logic Unit/Function Generator	102
HD10209	Dual High Speed 4-5-input OR/NOR Gates	112
HD10210	Dual High Speed 3-input 3-output OR Gates	112
HD10211	Dual High Speed 3-input 3-output NOR Gates	113
HD10230	Dual High Speed Latches	114
HD10231	Dual High Speed Type-D Master-Slave Flip Flops	117

 HD100K Se 	eries
HD100101	Triple 5-input OR/NOR Gates 122
HD100102	Quintuple 2-input OR/NOR Gates 123
HD100107	Quintuple Exclusive-OR/NOR Gates 124
HD100112	Quadruple Drivers 125
HD100114	Quintuple Differential Line Receivers
HD100117	Triple 2-wide OR-AND/OR-AND-INVERT Gates 127
HD100118	5-wide OR-AND/OR-AND-INVERT Gates 128
HD100122	9-bit Buffers 129
HD100123	Hex Bus Drivers 130
HD100124	Hex TTL-to-ECL Translators
HD100125	Hex ECL-to-TTL Translators
HD100130	Triple D-type Latches
HD100131	Triple D-type Flip-Flops
HD100136	4-stage Counters/Shift Registers
HD100141	8-bit Shift Registers
HD100142	Content Addressable Memory
HD100145	16x4 Read/Write Register File
HD100150	Hex D-type Latches
HD100151	Hex D-type Flip-Flops
HD100155	Quadruple Multiplexers/Latches
HD100156	Mask-merge 158
HD100158	8-bit Shift Matrix
HD100160	Dual Parity Generators/Checkers
HD100163	Dual 8-input Multiplexers
HD100164	16-input Multiplexers
HD100165	Universal Priority Encoders 168
HD100166	9-bit comparators
HD100170	Universal Demultiplexers/Decoders
HD100171	Triple 4-input Multiplexers with Enable
HD163179	Carry Look-ahead
HD100180	Fast 6-bit Adders 178
HD100181	4-bit Binary/BCD ALU 180
• HD100KF	Series
HD100101F	Triple 5-input OR/NOR Gates 184
HD100102F	Quintuple 2-input OR/NOR Gates 185
HD100107F	Quintuple Exclusive-OR/NOR Gates
HD100112F	Quadruple Drivers
HD100114F	Quintuple Differential Line Receivers
HD100117F	Triple 2-wide OR-AND/OR-AND-INVERT Gates
HD100118F	5-wide OR-AND/OR-AND-INVERT Gates
HD100122F	9-bit Buffers 192
HD100123F	Hex Bus Drivers 193
HD100124F	Hex TTL-to-ECL Translators
HD100125F	Hex ECL-to-TTL Translators 196
HD100130F	Triple D-type Latches 198
HD100131F	Triple D-type Flip-Flops 200
HD100136F	4-stage Counters/Shift Registers
HD100141F	8-bit Shift Registers
HD100142F	Content Addressable Memory
HD100145F	16x4 Read/Write Register File
HD100150F	Hex D-type Latches
HD100151F	Hex D-type Flip-Flops



HD100155F	Quadruple Multiplexers/Latches	219
HD100156F	Mask-merge	221
HD100158F	8-bit Shift Matrix	224
HD100160F	Dual Parity Generators/Checkers	227
HD100163F	Dual 8-input Multiplexers	228
HD100164F	16-input Multiplexers	22x
HD100165F	Universal Priority Encoders	230
HD100166F	9-bit Comparators	
HD100170F	Universal Demultiplexers/Decoders	
HD100171F	Triple 4-input Multiplexers with Enable	
HD100179F	Carry Look-ahead	
HD100180F	Fast 6-bit Adders	
HD100181F	4-bit Binary/BCD ALU	244

NOTICE

The example of an applied circuit or combination with other equipment shown herein indicates characteristics and performance of a semiconductor-applied products.

The Company shall assume no responsibility for any problem involving a patent caused when applying the descriptions in the example.



GENERAL INFORMATION

As the present condition, demand the various needs, the computer system will be strongly required more high-speed functions. Hitachi provide the two types of the standard high-speed logic IC which keep the high market share, the Schottky TTL and the ECL of unsaturated type. The Schottky TTLs are practically provided same circuits configuration and operating characteristics as the standard TTL. In the case of the saturated type logic IC, during the transistor turn on, among the B-to-E and B-to-C of the front junction is holdering the forward bias, and the carrier charge is stored in the bias area.

When the transistor turn off, the stored charge must be discharged electricity through the connector, so that the time to take extinction of charge is caused putting back the transistor. This stored delay time is common with all saturated type logic IC. The Schottky TTLs reduce the delay time that B-to-C junction clamped by the Schottky diode and controled the forward bias between B and E. The Schottky diodes surely control the saturation in transistors, in the other hand increasing the input capacity in clamped transistor, the operating speed




Fig.1 Propagation Delay Time vs. Power Dissipation

becomes faster than TTL, but it meets limits to improve for RC-time constant in the transistor's input circuits.

The ECL which has designed by unsaturated technology dose not have the stored delay time, improvement for operating speed does not meet the limits.

The ECLs are running on the top of high speed logic ICs as semiconductor devices, moreover this technology has enough furture.

Hitachi developped HD10K series (compatible with Motorola 10K series), and HD100K series (compatible with Fairchiled F100K series) which operate at a high speed (three times faster than HD10K series), and which immune from the influence by temperature and power variation. HD100K series are the newest semiconductor devices realized the above switching speed, employ the 3µm fine pattern process and the ion implantation, realized the reduction of cell size and the improvement of frequency characteristics.

Fig. 1 and Table 1 show the functional index in gates of the typical digital ICs.

Table 1. Comparison of the Speed-Power Product

	HD100K	HD10K	HD74	HD74S	HD74LS
Propagation Delay Time	0.75 ns	2 ns	10 ns	3 ns	10 ns
Power Dissipation	40mW	25mW	10mW	20mW	2 mW
Speed-Power Product	30 pJ	50 pJ	100 pJ	60 pJ	20 pJ

DEFINITIONS OF LETER SYMBOLS AND ABBREVIATIONS

Symbol	All con
	Abbreviations
I _{EE}	Total power supply current drawn from a ECL test unit by the negative power supply
Icc	Total power supply current drawn from the positive supply by a ECL unit under test
<i>I_F</i>	Forward diode current drawn from an input of a TTL-to-ECL translator when that input is at ground potential
I _{IH}	High level input current, into a node with a specified High level $(V_{IH} \text{ max})$ logic voltage applied to that node
IIL	Low voltage input current, into a node with a specified Low level (V_{IL} min) logic voltage applied to that node
Іон	High level output current: the current flowing into the output, at a specified High level output voltage
IoL	Low level output current: the current flowing into the output, at a specified Low level output voltage
Iout	Output current (from a device or circuit, under such conditions mentioned in context)
IR	Reverse current drawn from a transistor input of a test unit when $V_{arepsilon arepsilon}$ is applied at that input
Isc	Short-circuit current drawn from a translator saturating output when that output is at ground potential
V_{BB}	Reference bias supply voltage
$V_{cc_1}(V_{cc})$	Most positive power supply voltage (output devices)
$V_{CC2}(V_{CCA})$	Most positive power supply voltage (current switches and bias driver)
VEE	Most negative power supply voltage for a circuit
V_{TT}	Line load-resistor terminating voltage for outputs from a ECL device
Vin	Input voltage (to a circuit or device)
V_{out}	Output voltage
V_{max}	Maximum (most positive) supply voltage, permitted under a specified set of conditions
V _{IH} max	Maximum High level input voltage: The most positive (least negative) value of high-level input voltage, for which operation of the logic element within specification limits is guaranteed
V _{IHA} min (V _{IH} min)	Minimum input logic High level (threshold) voltage for which performance is specified
V _{ILA} max (V _{IL} max)	Maximum input logic Low level (threshold) voltage for which performance is specified
V _{IL} min	Minimum Low level input voltage: The least positive (most negative) value of Low level input voltage for which operation of the logic element within specification limits is guaranteed
<i>Vон</i> тах	Maximum output High or high-level voltage for given inputs
V _{он} min	Minimum output High or high-level voltage for given inputs
Vона (Vонс)	Output logic High threshold voltage level
VOLA (VOLC)	Output logic Low threshold voltage level
Vol max	Maximum output Low level voltage for given inputs
Vol min	Minimum output Low level voltage for given inputs
TLH	Wave form rise time (Low to High)
THL	Wave form fall time (High to Low)
PLH, tPHL	Propagation delay time, 50% to 50%
su	Set-up time of a flip-flop or counter device
٨	Hold time of a flip-flop or counter device
Tog	Toggle frequency of a flip-flop or counter device
<u> </u>	

^{():} apply to the $\ensuremath{\mathrm{HD}}\xspace100\ensuremath{\mathrm{K}}$ series only



GENERAL INFORMATION OF HD10K SERIES

MFEATURES

Complementary Outputs cause a function and its complement to appear simultaneously at the device outputs, without the use of external inverters. It reduces package count by eliminating the need for associated invert functions and, at the same time, cuts system power requirements and reduces timing differential problems arising from the time delays introduced by inverters. High Input Impedance and Low Output Impedance permit large fan out and versatile drive characteristics.

Insignificant Power Supply Noise Generation due to differential amplifier design which eliminates current spikes even during signal transition period.

Nearly Constant Power Supply Current Drain simplifies power-supply design and reduces costs.

Low Cross-Talk due to low-current switching in signal path and small (typically 850mV) voltage swing, and to relatively long rise and fall times.

Transmission Line Drive Capability is afforded by the open emitter outputs of ECL devices. No "Line Drivers" are listed in ECL families, because every device is a line driver.

Wire-ORing reduces the number of logic devices required in a design by producing additional OR gate functions with only an interconnection.

BASIC CONSIDERATIONS FOR HIGH-SPEED LOGIC DESIGN

High-speed operation involves only four considerations that differ significantly from operation at low and medium speeds:

- 1. Time delays through interconnect wiring, which may have been ignored in medium-speed systems, become highly important at state-of-the-art speeds.
- 2. The possibility of distorted waveforms due to reflections on signal lines increases with edge speed.
- 3. The possibility of "crosstalk" between adjacent signal leads is proportionately increased in high-speed systems.
- 4. Electrical noise generation and pick-up are more detrimental at higher speeds. In general, these four characteristics are speed-and frequency-dependent, and are virtually independent of the type of logic employed.

The merit of a particular logic family is measured by how well it compensates for these deleterious effects in system applications.

The interconnect-wiring time delays can be reduced only by reducing the length of the interconnecting lines. At logic speeds of two nano-seconds, an equivalent "gate delay" is introduced for every foot of interconnecting wiring.

Obviously, for functions interconnected within a single monolithic chip, the time delays of signals travelling from one function to another are insignificant.

But for a great many externally interconnected parts, this can soon add up to an appreciable delay time. Hence, the greater the number of functions per chip, the higher the system speed. ECL circuits, particularly those of the ECL 10K Series are

designed with a propensity toward complex functions to enhance overall system speed.

Waveform distortion due to line reflections also becomes troublesome principally at state-of-the-art speeds. At slow and medium speeds, reflections on interconnecting lines are not usually a serious problem.

At higher speeds, however, line lengths can approach the wavelength of the signal and improperly terminated lines can result in reflections that will cause false triggering (see Figure 2). The solution, as in RF technology, is to employ "transmission-line" practices and properly terminate each signal line with its characteristic impedance at the end of its run.

The low-impedance, emitter-follower outputs of ECL circuits facilitate transmission-line practices without upsetting the voltage levels of the system. The increased affinity for crosstalk in high-speed circuits is the result of very steep leading and trailing edges (fast rise and fall times) of the high-speed signal.

These steep wavefronts are rich in harmonics that couple readily to adjacent circuits. In the design of ECL 10K, the rise and fall times have been deliberately slowed. This reduces the affinity for crosstalk without compromising other important performance parameters.

From the above, it is evident that the ECL logic line is not simply capable of operating at high speed, but has been specifically designed to reduce the problems that are normally associated with high-speed operation.






Fig.2a Unterminated Transmission Line (No Ground Plane Used)

MICIRCUIT DESCRIPTION

The typical ECL circuit, Figure 3, consists of a differential-amplifier input circuit, a temperature and voltage compensated bias network, and emitter-follower outputs to restore dc levels and provide buffering for transmission line driving. High fan-out operation is possible because of the high input impedance of the differential amplifier input and the low output impedance of the emitter follower outputs. Power-supply noise is virtually eliminated by the nearly constant current drain of the differential amplifier, even during the transition period. Basic gate design provides for simultaneous output of both the OR function and its complement, the NOR function.

Power-Supply Connections — Any of the power supply levels V_{TT} , V_{CC} , or V_{EE} may be used as ground; however, the use of the V_{CC} node as ground results in best noise immunity. In such a case; V_{CC} =0, V_{TT} =-2.0V, V_{EE} =-5.2V.

System Logic Specifications — The output logic swing of 0.85V, as shown by the typical transfer characteristics curve, varies from a LOW state of V_{OL} =-1.75V to a HIGH state of V_{OH} =-0.9V with respect to ground.

Positive logic is used when reference is made to logical "O"s or "1"s Then

Circuit Operation — Beginning with all logic inputs LOW (nominal -1.75V), assume that Q1 through Q4 are cut off because their P-N base-emitter junctions are not conducting, and the forward-biased Q5 is conducting.




Fig.2b Properly Terminated Transmission Line (Ground Plane Added)

Under these conditions, with the base of Q5 heid at -1.29V by the V_{BB} network, its emitter will be one diode drop (0.8V) more negative than its base, or -2.09V. (the 0.8V differential is a characteristic of this P-N junction.)

The base-to-emitter differential across Q1-Q4 is then the difference between the common emitter voltage (-2.09V) and the LOW logic level (-1.75V) or 0.34V.

This is less than the threshold voltage of Q1 through Q4 so that these transistors will remain cut off. When any one (or all) of the logic inputs are shifted upward from the -1.75V LOW state to the -0.9V HIGH state, the base voltage of that transistor increases beyond the threshold point and the transistor turns on.

When this happens, the voltage at the commonemitter point rises from -2.09V to -1.7V (one diode drop below the -0.9V base voltage of the input transistor), and since the base voltage of the fixed-bias transistor (Q5) is held at -1.29V, the base-emitter voltage Q5 cannot sustain conduction. Hence, this transistor is cut off. This action is reversible, so that when the input signal(s) return to the LOW state, Q1 - Q4 are again turned off and Q5 again becomes forward biased.

The collector voltages resulting from the switching action of $\Omega 1-\Omega 4$ and $\Omega 5$ are transferred through the output emitter-follower to the output terminal. Note that the differential action of the switching transistors (one section being off when the other is on) furnishes simultaneous complementary signals at the output. This action also maintains constant power supply current drain.




Fig.3 ECL Gate Structure and Switching Behavior

TECHNICAL DATA

In subsequent sections of this Data Book, the important ECL parameters are identified and characterized, and complete data provided for each of the functions. To make this data as useful as possible, and to avoid a great deal of repetition, the data that is common to all functional blocks in a line is not repeated on each individual sheet. Rather, these common characteristics, as well as the application information that applies to each family, are discussed in this section. In general, the common characteristics of major importance are:

Maximum Ratings, including both dc and ac characteristics and temperature limits; Transfer Characteristics, which define logic levels and switching thresholds; DC Parameters, such as output levels, threshold levels, and forcing functions. AC Parameters, such as propagation delays, rise and fall times and other time dependent characteristics.

In addition, this section will discuss general layout and design guides that will help the designer in building and testing systems with ECL circuits.

Maximum Ratings

Table 1

Item	Symbol	Rating	Unit
Supply Voltage*	V _{E E}	8~0	V
Input Voltage*	V_{in}	$0 \sim V_{EE}$	V
Output Current	Io	50	mA
Surge Output Current	Io(surge)	100	mA
Junction Temperature	T_i	125	°C
Storage Temperature	Tstg	$-55 \sim +125$	°C

^{*} Value at Vcc=GND

Recommended Operating Conditions

Table 2

Item	Symbol	Value	Unit
Operating Temperature Range	T _A	-30 to $+85$	°C
D.C. Fan Out		70	
Supply Voltage Range	V_{EE}	$-5.2 \pm 10\%$	V

Transfer Curves

For ECL logic gates, the dual (complementary) outputs must be represented by two transfer curves: one to describe the OR switching action and one to describe the NOR switching action. A typical transfer curve and associated data for all ECL families is shown in Figure 4.

It is not necessary to measure transfer curves at all points of the curves.

To guarantee correct operation it is sufficient merely to measure two sets of min/max logic level parameters.

The first set is obtained by applying test voltages, V_{IL} min and V_{IH} max (sequentially) to the gate inputs, and measuring the OR and NOR output levels to make sure they are between V_{OL} max and V_{OH} min, and V_{OH} max and V_{OH} min specifications.

The second set of logic level parameters relates to the switching thresholds.

This set of data is distinguished by an "A" in symbol subscripts.

A test voltage, V_{ILA} max, is applied to the gate and the NOR and OR outputs are measured to see that, they are above the V_{OHA} min and below the V_{OLA} max levels, respectively. Similar checks are made using the test input voltage V_{IHA} min. The result of these specifications insures that:

- a) The switching threshold $(-V_{BB})$ falls within the darkest rectangle; i.e. switching does not begin outside this rectagle;
- b) Quiescent logic levels fall in the lightest shaded ranges;

Table 3 shows the guaranteed ECL 10K series logic levels and switching thresholds.






Fig.4 Transfer Curves(HD10K Example)

Figure 5 shows the typical transfer characteristics as a function of temperature.




Fig. 5 The Transfer Curves for Temperature Variations.

Table 3 D.C Specification Test Points (HD10K Example)

Input	Output	Value	Unit
V_{IL} min		-1.850	
V_{IH} max	1	-0.810	
	Vol min	-1.850	1
	Vol max	-1.650	1
	V _{OH} min	-0.960	l
**	V _{OH} max	-0.810	i
V_{ILA} max		-1.475	l v
V_{IHA} min		-1.105	
	Vola max	-1.630	1
	V _{OHA} min	-0.980	
With suitable inpu	ts:		1
Typical Output HIGH State		-0.900	
Typical Output LOW State		-1.750	
Nominal $V_{BB}(Sw$	itching Threshold)	-1.290	

Test Conditions:

 V_{EE} = -5.2V, V_{CC} = 0V, Ta = 25°C, after thermal equilibrium has been established on airflow greater than 500 linear fpm is maintained. Outputs loaded 50Ω to -2.0Vdc


Table 4 The Temperature Coefficients

		$Ta = -30 \sim +25$ °C	Ta=+25~+85°C
	$\triangle V_{IHA}/\triangle T$	1.82mV/°C	1.16mV/°C
"1" Level	$\triangle V_{OHA} \min / \triangle T$	1.82mV/°C	1.16mV/°C
	$\triangle V_{NH}/\triangle T$	1.82mV/°C	1.16mV/°C
	$\triangle V_{ILA}/\triangle T$	0.46mV/°C	0.58mV/°C
"0" Level	$\triangle V_{OLA} \max / \triangle T$	0.46mV/°C	0.58mV/°C
	$\triangle V_{NL}/\triangle T$	0.46mV/°C	0.58mV/°C

Table 4 show the temperature coefficients of ECL IOK DC parameters,

Figure 6 shows the transfer characteristic data obtained for a variety of supply voltages.

Table 5 indicates the change rates of output voltages as a function of power supply voltages.






Fig.6 The Transfer Curves for power supply variations

Table 5 Typical Level Change Rates

$\triangle V_{OH}/\triangle V_{EE}$	0.016
$\triangle V_{OL}/\triangle V_{EE}$	0.250
$\triangle V_{BB}/\triangle V_{EE}$	0.148



Noise Margin

"Noise margin" is a measure of a logic circuit's resistance to undesired switching. ECL noise margin is defined in terms of the specification points surrounding the switching threshold. The critical parameters of interest here are those designated with the "A" subscript (V_{OHA} min, V_{OLA} max,

 V_{IHA} min, V_{ILA} max) in the transfer characteristic curves.

Guaranteed noise margin (NM) is defined as follows: $NM_{HIGH\ LEVEL} = V_{OHA} \min - V_{IHA} \min$


 $NM_{LOW\ LEVEL} = V_{ILA} \ max - V_{OLA} \ max$

To see how noise margin is computed, assume a ECL gate drives a similar ECL gate, Figure 7. At a gate input (point B) equal to V_{ILA} max, ECL gate #2 can begin to enter the shaded transition region. This is a "worst case" condition, since the V_{OLA} max specification point guarantees that no device can enter the transition region before an input equal to V_{ILA} max is reached. Clearly then, V_{ILA} max is one critical point for noise margin computation, since it is the edge of the transition region.


To find the other critical voltage, consider the output from ECL gate #1 (point A).

What is the most positive value possible for this voltage (considering worst case specifications)? From Figure 7, it can be observed that the V_{OLA} max specification insures that the LOW state OR output from gate #1 can be no greater than V_{OLA} max. Note that V_{OLA} max is more negative than V_{ILA} max.

Thus, with V_{OLA} max at the input to gate #2, the transition region is not yet reached. (The input voltage to gate #2 is still to the left of V_{ILA} max on the transfer curve.) In order to ever run the chance of switching gate #2, we would need an additional voltage, to move the input from V_{OLA} max to V_{ILA}



Specification Points for Determining Noise Margin



This constitutes the "safety factor" known as noise margin.

It can be calculated as the magnitude of the difference between the two specification voltages, or for the ECL' 10K levels shown:

$$NM_{LOW} = V_{ILA} max - V_{OLA} max = -1.475V - (-1.630V) = 155mV$$

Similarly, for the HIGH state:

$$NM_{HIGH} = V_{OHA} min - V_{IHA} min = -0.980V - (-1.105V) = 125mV$$

Analogous results are obtained when considering the "NOR" transfer data.


Note that these noise margins are absolute worst case conditions.

The lesser of the two noise margins is that for the $HIGH\ state$, 125mV.

This then, constitutes the guaranteed margin against signal undershoot, and power or thermal disturbances. As shown in the table, typical noise margins are usually better than guaranteed — by about 75mV.

Noise margin is a dc specification that can be calculated, since it is defined by specification points tabulated on ECL data sheets. However, by itself, this specification does not give a complete picture regarding the noise immunity of a system built with a particular set of circuits. Overall system noise immunity involves not only noise-margin specifications, but also other circuit-related factors that determine how difficult it is to apply a noise signal of sufficient magnitude and duration to cause the circuit to propagate a false logic state.

In general, then, noise immunity involves line impedances, circuit output impedances, and propagation delay in addition to noise-margin specifications.



Noise Margin Computations

Family	Guaranteed Worst-Case do Noise Margin	Typical dc Noise Margin
ECL 10K	0.125	0.210




Fig.8 Normarized D.C Level vs.
Temperature

AC or Switching Parameters

Time-dependent specifications are those that define the effects of the circuit on a specified input signal, as it travels through the circuit.

They include the time delay involved in changing the output level from one logic state to another. In addition, they include the time required for the output of a circuit to respond to the input signal, designated as propagation delay, or access time, in the case of memories. Since this terminology has varied over the years, and because the "conditions" associated with a particular parameter may differ among logic families, the common ECL waveform and propagation delay terminologies are depicted in Figure 10.

Specific rise, fall, and propagation delay times are given on the data sheet for each specific functional block, but like the transfer characteristics, ac parameters are temperature and voltage dependent. Typical variations for ECL 10K are given in the curves of Figure 11.




Fig.9 Noise margin in the case that has a difference of Temperature







Fig. 10 ECL Waveform and Propagation Delay










Fig.11 The characteristics of a Standard Gate

• Setup and Hold Times

Setup and hold times are two ac parameters which can easily be confused unless clearly defined. For ECL logic devices, $t_{\rm su}$ is the minimum time (50% – 50%) before the positive transition of the clock pulse (C) that information must be present at the Data input (D) to insure proper operation of the device.

The t_h is defined similarly as the minimum time after the positive transition of the clock pulse (C) that the information must remain unchanged at the Data input (D) to insure proper operation. Setup and hold waveforms for logic devices are shown in Figure 12.





Fig. 12 Setup and Hold Waveforms for ECL Logic Devices


MDIFFINITION OF SYMBOLS AND TESTING METHOD


®DC Characteristics



- DC Characteristics
- Note) 1. All outputs are loaded with 50Ω to GND $(50\Omega\pm1\%)$
 - 2. Decoupling $0.1\mu F$ (25V) from GND to V_{CC} and V_{EE}
 - 3. The tolerance of to shall be ±2°C

Item	Testing Method and Definitions							
I_{EE}	The current required by each device from the V_{EE} supply	V_{IH} V_{CC1} V_{CC2} V_{EE} $V_$						
I_{IH}	The current flowing into a device lead with specified V_{IH} applied to the input.	V _{IH} max V_{EE} V_{TT}						
Iπ	The current flowing into a device lead with specified V_{IL} applied to the input.	V _{IL min}						
Voh	The voltage level at an output terminal with the specified output loading, with the specified conditions applied to establish a HIGH level at output. All outputs are loaded with 50Ω to V_{TT} (=-2.0V).	$V_{IH \text{ max}} \circ C_{VIL \text{ min}} \circ C_{VIL \text{ min}} \circ C_{VOH} \circ C_{VOH} \circ C_{VTT} (-2.0 \text{V})$						
Vol	The voltage level at the output terminal with the specified output loading, with the specified conditions applied to establish a LOW level at the output. All outputs are loaded with 50Ω to V_{TT} (= -2.0V).	$V_{IH \text{ max}} \begin{cases} O \\ V_{IL \text{ min}} \end{cases} \begin{cases} O \\ V_{EE} \end{cases} V_{OL} \begin{cases} R_L (=50\Omega) \\ V_{TT} (-2.0V) \end{cases}$						
Voha	The output HIGH threshold voltage with the inputs set to their respective threshold levels; V_{IHA} min or V_{ILA} max.	$V_{IHA} \begin{cases} O & \frac{1}{2} \\ O & V_{ILA} \end{cases} \begin{cases} V_{OHA} & R_L (=500) \\ V_{EE} & \frac{1}{2} \\ V_{TT} (=-2.0 \text{V}) \end{cases}$						
V_{OLA}	The output LOW threshold voltage with the inputs set to their respective threshold levels; V_{ILA} max. or V_{IHA} min.	V_{IHA} or V_{ILA} V_{OLA} $R_L (=500)$ V_{EE} $V_{TT} (=-2.0 \text{V})$						







	-3.20V
Item	Testing Method and Definitions
t_{TLH}	The time between two specified reference point (20%, 80%) on waveform which is changing from LOW to HIGH.
t_{THL}	The time between two specified reference point (20%, 80%) on waveform which is changing from HIGH to LOW.
t_{PLH}	The time between the specified reference points on the input and output voltage waveforms with the
t_{PHL}	output changing. (50% — 50% point)
t su	The internal immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which the data to be recognized must be maintained at the input to ensure its recognition. Clock +0.31V Data +1.05V Lu +0.31V
t _A	The interval immediately following the active transition of the timing pulse or following the transition of the control input to its latching level, during which the data to be recognized must be maintained at input to ensure its continued recognition. Clock
f_{Tog}	The maximum repetition rate at which clock pulses may be applied to a sequential circuit. Above this frequency the device (flip-flop or counter) may cease to function.

EPACKAGE(Unit: mm)

●16 Pin Ceramic Package



● 24 Pin Ceramic Package





MOPTIONAL DATA

Power Supply Considerations

ECL circuits are characterized with the V_{CC} point at ground potential and the V_{EE} point at -5.2V. While this ECL convention is not necessarily mandatory, it does result in maximum noise immunity. This is so because any noise induced on the V_{EE} line is applied to the circuit as a common-mode signal which is rejected by the differential action of the ECL input circuit. Noise induced into the V_{CC} line is not cancelled out in this fashion. Hence, a good system ground at the V_{CC} bus is required for best noise immunity.

Power supply regulation which will achieve 10% regulation or better at the device level is recommended. The $-5.2 \, V$ power supply potential will result in best circuit speed. Other values for V_{EE} may be used. A more negative voltage will increase noise margins at a cost of increased power dissipation. A less negative voltage will have just the opposite effect.

On logic cards, a ground plane or ground bus system should be used. A bus system should be wide enough to prevent significant voltage drops between supply and device and to produce a low source inductance.

Although little power supply noise is generated by ECL logic, power supply bypass capacitors are recommended to handle switching currents caused by stray capacitance and asymmetric circuit loading. A parallel combination of a $1.0\mu F$ and a $100 \mu F$ capacitor at the power entrance to the board, and a $0.01\mu F$ low-inductance capacitor between ground and the -5.2V line every four to six packages, are recommended.

Most ECL circuits have two V_{CC} leads. V_{CCI} supplies current to the output transistors and V_{CC2} is connected to the circuit logic transistors. The separate V_{CC} pins reduce cross-coupling between individual circuits within a package when the outputs are driving heavy loads. All V_{CC} pins should be connected to the ground plane or ground bus as close to the package as possible.

Power Dissipation

The power dissipation of ECL functional blocks is specified on their respective data sheets. This specification does not include power dissipated in the output devices due to output termination. The omission of internal output pull-down resistors permits the use of external terminations designed to yield best system performance. To obtain total operating power dissipation of a particular functional block in a system, the dissipation of the output transistor, under load, must be added to the circuit power dissipation.


The table in Figure 12 lists the power dissipation in the output transistors plus that in the external terminating resistors, for the more commonly used termination values and circuit configurations. To obtain true package power dissipation, one output-transistor power-dissipation value must be added to the specified package power dissipation for each external termination resistor use; in conjunction with that package. To obtain system power dissipation, the stated dissipation in the external terminating resistors must be added as well. Unused outputs draw no power and may be ignored.

Terminating Resistor Value	Output Transistor Power Dissipation (mW)	Terminating Resistor Power Dissipation (mW)
150 ohms to -2.0 Vdc	5.0	4.3
100 ohms to −2.0 Vdc	7.5	6.5
75 ohms to −2.0 Vdc	10	8.7
50 ohms to -2.0 Vdc	15	13
$2.0 \text{ k ohms to } V_{EE}$	2.5	7.7
1.0 k ohms to V_{EE}	4.9	15.4
680 ohms to V_{EE}	7.2	22.6
510 ohms to V_{EE}	9.7	30.2
270 ohms to V_{EE}	18.3	57.2
82 ohms to V_{CC} and 130 ohms to V_{EE}	15	140

Fig.12 Average Power Dissipation in Output Circuit with External Terminating Resistors.

The power dissipation of ECL functional blocks varies with both temperature and V_{FF}.

Typical variations are shown in Figure 13. The graph is normalized so that it applies to all ECL lines. The reference temperature is 25°C and the reference power is obtained by multiplying the typical I_E value (total power supply drain current specified on the data sheet) by V_{EE} (5.2V). For those devices where only the maximum value of I_E is specified on the data sheet, typical power dissipation is approximately 80% of that calculated with the I_E (max) specification.




to the Fig.13 Normalized Power Dissipation vs. Temperature and Supply Voltage

Temperature and Supply Voltage

Loading Characteristics

The differential input to ECL circuits offers several advantages. Its common-mode-rejection feature offers immunity against power-supply noise injection, and its relatively high input impedance makes it possible for any circuit to drive a relatively large number of inputs without deterioration of the guaranteed noise margin. Hence, dc fanout with ECL circuits does not normally present a design problem. Graphs showing typical output voltage levels as a function of load current for ECL 10K are shown in Figure 14. These graphs can be used to determine the actual output voltages for loads exceeding normal operation.

While dc loading increases the capacitances associated with the circuit and, therefore, affects circuit speed, primarily rise and fall times.






Fig.14 Output Voltage Levels vs. DC Loading

The affections of ac parameter by fanouts are shown in Figure 14-1.

Terminated transmission line signal interconnections are used for best-ECL 10K system performance. The propagation delay and rise time of a driving gate are affected very little by capacitance loading along a matched parallel-terminated transmission line. However, the delay and characteristic impedance of the transmission line itself are afected by the distributed capacitance. Signal propagation down the line will be increased by a factor, $\sqrt{1+Cd/Co}$.

Here Co is the normal intrinsic line capacitance, and Cd is the distributed capacitance due to loading and stubs off the line.

Maximum allowable stub lengths for loading off of a ECL 10K transmission line vary with the line impedance. For example, with Zo=50 ohms, maximum stub length would be 4.5 inches. But when Zo=100 ohms, the maximum allowable stub length is decreased to 2.8 inches. The input loading capacitance of a ECL 10K gate is about 2.9pF.




Fig.14-1 AC Parameter vs. Fanout

Therefore in order to keep the system speed, the recommended maximum fanout is defined within 10. (without to use the transmission line.)

Unused ECL Inputs

All single-ended input ECL logic circuits contain input pulldown resistors between the input transistor bases and V_{EE} . As a result, unused inputs may be left unconnected. Input pulldown resistor values are typically 50 kohms and are not to be used as pulldown resistors for preceding open-emitter outputs.

Several ECL devices do not have input pulldowns. Examples are the differential line receivers. If a single differential receiver within a package is unused, one input of that receiver must be tied to the V_{BB} pin provided, and the other input goes to V_{EE} . (for example; HD10116)

SYTEM DESIGN CONSIDERATIONS

Thermal Management

Circuit performance and long-term circuit reliability are affected by die temperature.

Normally, both are improved by keeping the IC junction temperature low.

Electrical power dissipated in any integrated circuit is a source of heat.

This heat source increases the temperature of the die. The basic formula for converting power dissipation to estimated junction temperature is:

$$Tj = T_A + P_D (\theta_{jc} + \theta_{CA})$$
or
$$Tj = T_A + P_D (\theta_{jA})$$

 T_i = junction temperature

T_A = ambient temperature

P_D = power dissipation

where

 $\theta_{\rm jc}$ = average thermal resistance, junction to case $\theta_{\rm CA}$ = average thermal resistance, case to ambient


 θ_{jA} = average thermal resistance, junction to ambient

Only two terms can be varied by the user-the ambient thermal resistance, θ_{CA} . Both system air flow and the package mounting technique affect the θ_{CA} thermal resistance term.

The maximum and average thermal resistance values for standard ECL IC package are given in Figure 15.

Dl T	θ_{jA} (°C	$\theta_{jc}(^{\circ}C/W)$	
Package Type	Maximum	Average	maximum
16 pin Ceramic Package	150	100	50
24 pin Ceramic Package	_	45	10

Fig.15 The Maximum and Average Thermal Resistance Values.



Conditions:

package; 16 pin Ceramic Package power dissipation; 200mW measurement method; Diode Measurements

(a) Barnes socket

(b) PCB (10.2cm x 15.24cm x 1.6mm Cu)

Fig.16 Airflow vs. Thermal Resistance

The effect of air flow over the packages on θ_{jA} is illustrated in the graphs of Figure 16.

Fig. 17 shows the maximum power dissipation allowable at various ambient temperatures (still air) in a case of 16 pin ceramic dual in line package.




Fig.17 Ambient Temperature Derating Curve

● Interfacing ECL to Slower Logic Types

ECL circuits are interfaceable with MOS other logic forms. For ECL/TTL interfaces, when ECL is operated at the recommended -5.2 volts and TTL at +5V supply, currently available translator circuits, such as the HD10124 and HD10125, may be used.

For systems where a dual supply (-5.2V and +5V) is not practical, a discrete component translator can be designed. ECL also interfaces readily with MOS. With CMOS operating at +5V, any of the ECL to TTL translators works very well.

On the other hand, CMOS will drive ECL directly when using a common -5.2V supply.

Circuit Interconnections

Though not necessarily essential, the use of multilayer printed circuit boards offers a number of advantages in the development of high-speed logic cards.

Not only do multilayer boards achieve a much higher package density, interconnecting leads are kept shorter, thus minimizing propagation delay between packages.

Moreover, the unbroken ground planes made possible with multilayer boards permit much more precise control of transmission line impedances when these are used for interconnecting purposes. Thus multilayer boards are recommended for ECL at top circuit speed, when high-density packaging is a requirement, or when transmission line interconnects are used. Point-to-point back-lane wiring without matched line terminations may be employed for ECL interconnections if line runs are kept short.

This applies to line runs up to 6 inches. But, because of the open-emitter outputs of ECL circuits, pull-down resistors are always required. Several ways of connecting such pull-down resistors are shown in Figure 18.

Resistor values for the connection in Figure 18a may range from 270 ohms to 2 kohms depending on power and load requirements. Power may be saved by connecting pull-down resistors in the range of 50 ohms to 150 ohms, to -2.0V dc, as shown in Figure 18b. Use of a series damping resistor, Figure 18c, will extend permissible lengths of unmatched-impedance interconnections, with some loss of edge speed.

With proper choice of the series damping resistor, line lengths can be extended to any length, while limiting overshood and undershoot to a predetermined amount.

Damping resistors usually range in value from 10 ohms to 100 ohms, depending on the line length, fanout, and line impedance. The open emitter-follower outputs of ECL give the system designer all possible line driving options.




Fig.18 Pull-Down Resistor Techniques

One major advantage of ECL over saturated logic is its capability for driving matched-impedance transmission lines. Use of transmission lines retains signal integrity over long distances. The ECL emitter-follower output transistors will drive a 50-ohm transmission line terminated to -2.0V dc. This is the equivalent current load of 22mA in the HIGH logic state and 6 mA in the LOW state.

Parallel termination of transmission lines can be done in two ways.

One, as shown in Figure 19a, uses a single resistor whose value is equal to the impedance (Zo) of the line. A terminating voltage (V_{TT}) of -2.0Vdc must be supplied to the terminating resistor. Another method of parallel termination uses a pair of

resistors, R1 and R2, Figure 19b illustrates this method. The following two equations are used to calculate the values of R1 and R2:

R1 = 1.6Zo

 $R2 = R1 \cdot Z0/(R1 - Z0)$




Fig.19-a Parallel Terminated Line




Fig.19-b Parallel Termination Thevenin Equivalent

Another popular approach is the series-terminated transmission line (see Figure 20).

This differs from parallel termination in that only one-half the logic swing is propagated through the lines. The logic swing doubles at the end of the transmission line due to reflection on an open line, again establishing a full logic swing.




Fig.20 Series Terminated Line

To maintain clean wave fronts, the input impedance of the driven gate must be much greater than the characteristic impedance of the transmission line. This condition is satisfied by ECL circuits which have high impedance inputs. Using the appropriate terminating resistor (Rs) at point A (Figure 20), the reflections in the transmission line will be terminated. The advantages of series termination include ease of driving multiple series-terminated lines, low power consumption, and low cross talk

between adjacent lines. The disadvantage of this system is that loads may not be distributed along the transmission line due to the one-half logic swing present at intermediate points. For board-to-board interconnections, coaxial cable may be used for signal conductors. The termination techniques just discussed also apply when using coax. Coaxial cable has the advantages of good noise immunity and low attenuation at high frequencies. No significant performance degradation occurs for lengths up to 50 feet for ECL.

Twisted pair lines are one of the most popular methods of interconnecting cards or panels. The complementary outputs of any ECL function are connected to one end of the twisted pair line, and any ECL differential line receiver to the other as shown in the example, Figure 21. R_T is used to terminate the twisted pair line.




Fig.21 Twisted Pair Line Driver/Receiver

ECL signals may be sent very long distances (>1000 feet) on twisted pair, although line attenuation will limit bandwidth, degrading edge speeds when long line runs are made. If timing is critical, parallel signal paths (shown in Figure 22) should be used when fanout to several cards is required. This will eliminate distortion caused by long stub lengths off a signal path. Wire-wrapped connections can be used with ECL. The mismatch occurs with ECL, but the distance between the wire-wrap connection and the end of the line is generally short enough so the reflections cause no problem.




Fig. 22 Parallel Fanout Techniques

Series damping resistors may be used with wirewrapped lines to extend permissible backplane wiring lengths. The recommended wire-wrapped circuit cards have a ground plane on one side.

Microstrip and Stripline

Microstrip and stripline techniques are used with printed circuit boards to form transmission lines. Microstrip consists of a constant-width conductor on one side of a circuit board, with a ground plane on the other side (shown in Figure 23).

The characteristic impedance is determined by the width and thickness of the conductor, the thickness of the circuit board, and the dielectric constant of the circuit board material. Stripline is used with multilayer circuit boards as shown in Figure 23. Stripline consists of a constant-width conductor between two ground planes.




Fig.23 PC Interconnection Lines for use with ECL

Clock Distribution

Clock distribution can be a system problem.

At ECL speeds, tither coaxial cable or twisted pair line can be used to distribute clock signals throughout a system.

Clock line lengths should be controlled and matched when timing could be critical.

Once the clocking signals arrive on card, a tree distribution should be used for large-fanouts at high frequency. An example of the application of this technique is shown in Figure 24.






Fig.24 64 Fanout Clock Distribution

Logic Shortcuts

ECL circuitry offers several logic design conveniences. Among these are:

- Wire-OR (can be produced by wiring ECL output emitters together outside packages).
- Complementary Logic Outputs (both OR and NOR are brought out to package pins in most cases)

An example of the use of these two features to reduce gate and package count is shown in Figure 25.




Fig.25 Example
(Use of Wire-OR and Complementary
Outputs)

The connection shown saves four 2-input gates and two inverter over performing the same functions with saturated type logic.

Propagation delay is increased approximately 50 ps per wire-OR connection.

In general, wire-OR should be limited to 6 ECL outputs to maintain a proper LOW logic level. The use of a single output pulldown resistor is recommended per wire-OR, to economize on power dissipation.

● Testing ECL Series

To obtain results correlating with Hitachi circuit specifications certain test techniques must be used. A schematic of a typical gate test circuit is shown in Figure 26. A solid ground plane is used in the test setup. All power leads and signal leads are kept as short as possible. The sampling scope interface runs directly to the 50-ohm inputs of Channel A and B via 50-ohm coaxial cable.

Equal-length coaxial cables must be used between the test set and the A and B scope inputs. The pulse generator must be capable of 2.0ns rise and fall times for ECL 10K. In addition, the generator voltage must have an offset to give ECL signal swings of $\approx \pm 400 \text{mV}$ about a threshold of $\approx +0.7 \text{V}$ when V_{CC} =+2.0V and V_{EE} =-3.2V for ac testing of logic devices. The power supplies are shifted +2.0V, so that the device under test has only one resistor value to load into the precision 50-ohm input impedance of the sampling oscilloscope. Use of this technique vields a close correlation between Hitachi and customer testing. Unused outputs are loaded with a 50-ohm resistor to ground. The positive supply (V_{CC}) should be decoupled from the test board by RF type 25µF capacitors to ground. The V_{CC} pins are bypassed to ground with $0.1\mu F$, as is the V_{EE} pin.




Fig.26 ECL Logic Switching Time Test Setup



GENERAL INFORMATION OF HD100K SERIES

MFEATURES

On-chip complementary output

Built-in complementary output requires no application of inverters, and it avoids the problems of number of external parts, power dissipation, propagation delay and so on.

• High input impedance and low output impedance Due to the high input impedance (compared with TTL), more fan-out is obtained, and various circuit confideration is realized.

Stability

Built-in temperature and voltage compensation circuits assure the stable output characteristics within all the temperature and the voltage ranges.

Compatibility

HD100K series is fully compatible with F100K series on pin configulation, functions and characteristics.

ELECTRICAL CHARACTERISTICS ($Ta = 0 \sim +85^{\circ}\text{C}$, $V_{EE} = -4.5\text{V}$, V_{CC} : GND)

Symbol	Item	min	typ	max	Unit	Condi	tions
V _{OH}	Output Voltage High	-1025	-955	-880	mV	$V_{IN} = V_{IH max}$	
Vol	Output Voltage Low	-1810	-1705	-1620	mV	or VIL min	$R_L = 50\Omega$
Vohc	Output Threshold Voltage High	-1035	_	_	mV	$V_{IN} = V_{IH \ min}$	$V_{TT} = -2V$
Volc	Output Threshold Voltage Low	_	_	-1610	mV	or VIL max	
V_{IH}	Input Voltage High	-1165	_	-880	mV		
V_{IL}	Input Voltage Low	-1810	_	-1475	mV		
I_{IL}	Input Current Low	0.5	_	_	μΑ	$V_{IN} = V_{IL \ min}$	

MAXIMUM RATINGS

Item	Symbol	Rating	Unit
Supply Voltage*	V_{EE}	-7.0	v
Input Voltage*	Vin	0~VEE	V
Output Current	I_0	50	mA
Surge Output Current	Io(surge)	100	mA
Junction Temperature	T;	150	°C
Storage Temperature	T. ts	$-65 \sim +150$	°C


^{*} Value at V_{CCA} and V_{CCA} = GND

RECOMMENDED OPERATING CONDITIONS


Item	Symbol	Value	Unit
Operating Temperature Range	TA	0~85	°C
Supply Voltage Range	V_{EE}	$-4.2 \sim -5.7$	V

PACKAGE

• 24 Pin Ceramic Flat Package (HD100KF Series)



24 Pin Ceramic Dual-in-line Package (HD100K Series)




Package (Dimensions in mm)



DEFINITION OF SYMBOLS AND TESTING METHOD

●DC Characteristics




- Note) 1. All outputs are loaded with 50 Ω to GND (50 Ω ± 1%) 2. Decoupling 0.1 μ F (25V) from GND to V_{cc} and $V_{\epsilon\epsilon}$


 - 3. The tolerance of to shall be ±2°C

●DC Characteristic Test Circuit

Item	Testing Method and	Definitions
I_{EE}	The current required by each device from the $V_{\it EE}$ supply.	VINO VCC VCCA RL VEE VEE -2.0V
I_{IH}	The current flowing into a device lead with specified V_{IH} applied to the input.	VIH VEE VTT
I_{lL}	The current flowing into a device lead with specified V_{IL} applied to the input.	V _{IL} min V _{EE} V _{TT}
. Vон	The voltage level at an output terminal with the specified output loading, with the specified conditions applied to establish a HIGH level at output. All outputs are loaded with 50Ω to $V_{TT}(=-2.0V)$	V_{IHmin} or V_{ILmin} V_{OH} V_{CE} V_{OH} V_{TT} $(=-2.0V)$
Vol	The voltage level at the output terminal with the specified output loading, with the specified conditions applied to establish a LOW level at the output. All outputs are loaded with 50Ω to $V_{TT}(=-2.0V)$	V_{IHmin} or V_{ILmin} V_{EE} V_{OL} $V_{TT} (= -2.0V)$
Vonc	The output HIGH threshold voltage with the inputs set to their respective threshold levels; V_{IH} min or V_{IL} max.	$V_{IHm,s}$ or V_{ILms} V_{OHC} V_{OHC} $V_{TT} (=-2.0 \text{V})$
Volc	The output LOW threshold voltage with the inputs set to their respective threshold levels; V_{IL} max or V_{IH} min.	$V_{IH\text{min}}$ or $V_{IL\text{max}}$ V_{OLC} V_{EE} $V_{TT}(=-2.0V)$

AC Characteristics





Note) 1. Input pulse: $t_{TLH} = t_{THL} = 0.7 \pm 0.1 \text{ns} (20\% \sim 80\%)$

- 2. Unused outputs connected to a 50Ω resistor to GND.
- 3. All input and output equal length 50Ω impedance lines R_{τ} equal 50Ω termination of scope.
- 4. C_L = Jig stray capacitance $\leq 3 \text{ pF}$.

Item	Testing Method and Definitions
t _{TLH}	The time between two specified reference point (20%, 80%) on waveform which is changing from LOW to HIGH.
t_{THL}	The time between two specified reference point (20%, 80%) on waveform which is changing from HIGH to LOW.
t _{PLH} t _{PHL}	The time between the specified reference points on the input and output voltage waveforms with the output changing. (50% – 50% point)
t _{su}	The interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which the data to be recognized must be maintained at the input to ensure its recognition. Clock 50% +0.31V
t _h	The interval immediately following the active transition of the timing pulse or following the transition of the control input to its latching level, during which the data to be recognized must be maintained at input to ensure its continued recognition. Clock
f_{Tog}	The maximum repetition rate at which clock pulses may be applied to a sequential circuit. Above this frequency the device (flip-flop or counter) may cease to function.

QUALITY ASSURANCE OF ECL

1. Views On Quality and Reliability

Basic views on quality in Hitachi are to meet individual users' purchase purpose and quality required, and to be at the satisfied quality level considering general marketability. Quality required by users is specifically clear if the contract specification is provided. If not, quality required is not always definite. In both cases, efforts are made to assure the reliability so that semiconductor devices delivered can perform their ability in actual operating circumstances. To realize the quality in manufacturing process, the key points should be to establish quality control system in the process and to enhance morale for quality. In addition, quality required by users on semiconductor devices are going toward higher level as performance of electronic system in the market is going toward higher one and is expanding size and application fields. To cover the situation, actual bases Hitachi is performing is as follows:

- Build the reliability in design at the stage of new product development.
- (2) Build the quality at the sources of manufacturing process.
- (3) Execute harder the inspection and reliability confirmation of final products.
- (4) Make quality level higher with field data feed back.
- (5) Cooperate with research laboratories for higer quality and reliability.

With the views and methods mentioned above, utmost efforts are made for users' requirements.

2. Reliability Design of Semiconductor Devices 2.1 Reliability Targets

Reliability target is the important factor in manufacture and sales as well as performance and price. It is not practical to rate reliability target with failure rate at the certain common test condition. The reliability target is determined corresponding to character of equipments taking design, manufacture, inner process quality control, screening and test method, etc. into consideration, and considering operating circumstances of equipments the semiconductor device used in, reliability target of system, derating applied in design, operating condition, maintenance, etc.

2.2 Reliability Design

To achieve the reliability required based on reliability tragets, timely sude and execution of design standardization, device design (include process design, structure design), design review, reliability test are essential.

(1) Design Standardization

Establishment of design rule, and standardization of parts, material and process are necessary. As for design rule, critical items on quality and reliability are always studied at circuit design, device design, layout design, etc.

Therefore, as long as standardized process, material, etc. are used, reliability risk is extremely small even in new development devices only except for in the case special requirements in function needed.

(2) Device Design

It is important for device design to consider total balance of process design, structure design, circuit and layout design. Especially in the case new process and new material are employed, technical study is deeply executed prior to device development.

(3) Reliability Evaluation by Test Site

Test site is sometimes called Test Pattern. It is useful method for design and process reliability evaluation of IC and LSI which have complicated functions.

- 1. Purposes of Test Site are as follows
- Making clear about fundamental failure mode
- Analysis of relation between failure mode and manufacturing process condition
- Search for failure mechanism analysis
- Establishment of QC point in manufacturing
- Effectiveness of evaluation by Test Site are as follows:
- Common fundamental failure mode and failure mechanism in devices can be evaluated.
- Factors dominating failure mode can be picked up, and comparison can be made with process having been experienced in field.
- Able to analyze relation between failure causes and manufacturing factors.
- Easy to run tests. etc.

2.3 Design Review

Design review is organized method to confirm that design satisfies the performance required including users' and design work follows the specified ways, and whether or not technical improved items accumulated in test data of individual major fields and field data are effectively built in. In addition, from the standpoint of enhancement of competition

power of products, the major purpose of design review is to insure quality and reliability of the products. In Hitachi, design review is performed from the planning stage for new products and even for design changed products. Items discussed and determined at design review are as follows:

- (1) Description of the products based on specified design documents.
- (2) From the standpoint of speciality of individual participants, design documents are studied, and if unclear matter is found, sub program of calculation, experiments, investigation, etc. will be carried out.
- (3) Determine contents of reliability and methods, etc. based on design document and drawing.
- (4) Check process ability of manufacturing line to achieve design goal.
- (5) Discussion about preparation for production.
- (6) Planning and execution of sub-programs for design change proposed by individual specialist, and for tests, experiments and calculation to confirm the design change.
- (7) Reference of past failure experiences with similar devices, confirmation of method to prevent them, and planning and execution of test program for confirmation of them. These study and decision are made using check lists made individually depending on the objects.

3. QUALITY ASSURANCE SYSTEM OF SEMI-CONDUCTOR DEVICES

3.1 Activity of Quality Assurance

General views of overall quality assurance in Hitachi are as follows:

- (1) Problems in individual process should be solved in the process. Therefore, at final product stage, the potential failure factors have been already removed.
- (2) Feedback of information should be made to insure satisfied level of process ability.
- (3) To assure reliability required as an result of the things mentioned above is the purpose of quality assurance.


The followings are regarding device design, quality approval at mass production, inner process quality control, product inspection and reliability test.

3.2 Quality Approval

To insure quality and reliability required, quality approval is carried out at trial production stage of device design and mass production stage based on reliability design described at section 2. The views on quality approval are as follows;

- (1) The third party executes approval objectively from the stand point of customers.
- (2) Fully consider past failure experiences and information from field.
- (3) Approval is needed for design change and work change.
- (4) Intensive approval is executed on parts material and process.
- (5) Study process ability and fluctuation factor, and set up control points at mass production.

Considering the views mentioned above, quality approval shown in Fig. 1 is executed.



3.3 Quality and Reliability Control at Mass Production

For quality assurance of products in mass production, quality control is executed with organic division of functions in manufacturing department,

quality assurance department, which are major, and other departments related.

The total function flow is shown in Fig. 2. The main points are described below.




Fig. 2 Flow Chart of Quality Control in Manufacturing Process

3.3.1 Quality Control of Parts and Material

As tendency toward higher performance and higher reliability of semiconductor devices, is going, importance is increasing in quality control of material and parts, which are crystal lead frame, fine wire for wire bonding, package, to build products, and materials needed in manufacturing process which are mask pattern and chemicals. Besides quality approval on parts and materials stated in section 3.2, the incoming inspection is, also, key in quality control of parts and materials.

The incoming inspection is performed based on incoming inspection specification following purchase specification and drawing, and sampling inspection is executed based on MIL-STD-105D mainly. The other activities of quality assurance are as follows:

- (1) Outside vendor technical information meeting
- (2) Approval on outside vendors, and guidance of outside vendors
- (3) Physical chemical analysis and test The typical check points of parts and materials are shown in Table 1.

 Table 1 Quality Control Check Points of Material and Parts (Example)

Material, Parts	Important Control Items	Point for Check
Wafer	Appearance Dimension Sheet Resistance Defect Density Crystal Axis	Damage and Contami- nation on Surface Flatness Resistance Defect Numbers
Mask	Appearance Dimension Resistoration Gradation	Defect Numbers, Scratch Dimension Level Uniformity of Gradation
Fine Wire for Wire Bonding	Appearance Dimension Purity Elongation Ratio	Contamination, Scratch, Bend, Twist Purity Level Mechanical Strength
Frame	Appearance Dimension Processing Accuracy Plating Mounting Characteristics	Contamination, Scratch Dimension Level Bondability, Solderability Heat Resistance
Ceramic Package	Appearance Dimension Leak Resistance Plating Mounting Characteristics Electrical Characteristics Mechanical Strength	Contamination, Scratch Dimension Level Airtightness Bondability, Solderability Heat Resistance Mechanical Strength
Plastic	Composition Electrical Characteristics Thermal Characteristics Molding Performance Mounting Characteristics	Characteristics of Plastic Material Molding Performance Mounting Characteristics

3.3.2 Inner Process Quality Control

Inner process quality control is performing very important function in quality assurance of semi-conductor devices. The following is description about control of semi-final products, final products manufacturing facilities, measuring equipments, circumstances and sub-materials. The manufacturing inner process quality control is shown in Fig. 3 corresponding to the manufacturing process.

(1) Quality Control of Semi-final Products and Final Products

Potential failure factors of semiconductor devices should be removed preventively in manufacturing process. To achieve it, check points are set-up in each process, and products which have potential failure factor are not transfer to the next process.

Especially, for high reliability semiconductor devices, manufacturing line is rigidly selected, and tighter inner process quality control is executed — rigid check in each process and each lot, 100% inspection pointed process to remove failure factor caused by manufacturing fluctuation, and execution of screening needed, such as high temperature aging and temperature cycling. Contents of inner process quality control are as follows;

- Condition control on individual equipments and workers, and sampling check of semifinal products
- Proposal and carrying-out improvement of work
- Education of workers
- Maintenance and improvement of yield
- Picking-up of quality problems, and execution of countermeasures
- Transfer of information about quality
- (2) Quality Control of Manufacturing Facilities and Measuring Equipment

Manufacturing equipments are extraordinary developing as higher performance devices are needed and improvement of production, and are important factors to determine quality and reliability. In Hitachi, automatization of manufacturing equipments are promoted to improve manufacturing fluctuation, and controls are made to maintain prompt operation of high performance equipments and perform the proper function. As for maintenance inspection for quality control, there are daily inspection which is performed daily based on specification related, and periodical inspection which is performed periodically. At the inspection, inspection points listed in the specification are checked one by one not to make any omission. As for adjustment and maintenance of measuring equipments, maintenance number, specification are

checked one by one to maintain and improve quality.

(3) Quality Control of Manufacturing Circumstances and Sub-materials

Quality and reliability of semiconductor device is highly affected by manufacturing process. Therefore, the controls of manufacturing circumstances—temperature, humidity, dust—and the control of submaterials—gas, pure water—used in manufacturing process are intensively executed. Dust

control is described in more detail below. Dust control is essential to realize higher integration and higher reliability of devices. In Hitachi, maintenance and improvement of cleanness in manufacturing site are executed with paying intensive attention on buildings, facilities, air-conditioning systems, materials delivered-in, clothes, work, etc., and periodical inseption on floating dust in room, falling dusts and dirtiness of floor.




Fig. 3 Example of Inner Process Quality Control



3.3.3 Final Product Inspection and Reliability Assurance

(1) Final Product Inspection

Lot insepction is done by quality assurance department for products which were judged as good products in 100% test, which is final process in manufacturing department. Though 100% of good products is expected, sampling inspection is executed to prevent mixture of failed products by mistake of work, etc...

The inspection is executed not only to confirm that the products meet users requirement, but to consider potential factors. Lot inspection is executed based on MIL-STD-105D.

(2) Reliability Assurance Tests

To assure reliability of semiconductor devices, periodical reliability tests and reliability tests on individual manufacturing lot required by user are performed.





Fig. 4 Process Flow Chart of Field Failure

4. RELIABILITY OF ECL

4.1 Structure

ECL 10K features high integration and high speed due to greatly reduced logic stage number in circuit by vertical structure and collector dot system, and due to highly employed multilayer interconnection and shallow diffusion technique in process. ECL 100K features high integration and high speed

owing to most advanced semiconductor manufacturing technique such as 3µm interconnection and oxidation film separation process, and, in addition features high reliability due to improvement of temperature compensation, voltage compensation and incorporation of know-how based on results and experiences from 10K. Fig. 5 shows cross-sectional structure of ECL 10K and ECL 100K.






Fig.5 Cross-sectional Structure of ECL 10K and 100K

IC chips manufactured with most advanced technique are sealed into various types of packages. Major packages for ECL are Cerdip type, Flat packaged type and Ceramic type.

Recently, for high density assembly, LCC (leadless Chip Carrier) type is under development. These are all airtight seal type, and, because of their structure, these are suitable for high reliability equipments.

1. HD10K




Fig.6 Package for ECL

5. RELIABILITY DATA

Examples of reliability test results at Hitachi are shown below.

5.1 Reliability data of ECL 100K

2. HD100K

Reliability test data of HD100101, HD100130 and HD100160, as representative products of 100K, are shown in Table 2 and 3.

Table 2 Reliability Test Results of ECL100K (1)

Items	Test Condition	Number of Samples	Total Test Period (hours)	Number of Failures	Failure Rate*	
High Temperature	$Ta = 125^{\circ}C$ $V_{EE} = -4.5 \text{ V}$	100pcs	3.7×10 ⁵	0	2.5×10 ⁻⁶	
Operation	$Ta = 150^{\circ}C$ $V_{EE} = -4.5 \text{ V}$	100pcs	2.0×10 ⁵	1*1	1.0×10 ⁻⁵	*1 Electrostatic destruction
High Temperature	<i>Ta</i> = 150°C	60pcs	1.2×10 ⁴	0	7.7×10 ⁻⁶	
Storage	$Ta = 200^{\circ}C$	30pcs	6.0×10 ⁴	0	1.5×10 ⁻⁵	
Thermal Fatigue	$Ta = 25^{\circ}$ C $V_{EE} = -5.2$ V ON/OF = 10minutes/ 10 minutes	40pcs	4×10 ⁴ (cycles, pcs)	0		

^{*} Reliability level 60%



Table 2 Reliability Test Results of ECL100K (2)

_	HD100130F						
Items	Test Condition	Number of Samples	Total Test Period (hours)	Number of Failures	Failure Rate*		
High Temperature	Ta = 125°C $V_{EE} = -4.5$ V	100pcs	1.0×10 ⁵	0	9.2×10 ⁻⁶		
Operation	$Ta = 150^{\circ}$ C $V_{EE} = -4.5$ V		-		_ `		
High Temperature	<i>Ta</i> = 150°C		_		_		
Storage	Ta = 200°C	30pcs	3.0×10 ⁴	0	3.1×10 ⁻⁵		
Thermal Fatigue	$Ta = 25^{\circ}$ C $V_{EE} = -5.2$ V ON/OF = 10minutes		_		_		

Table 2 Reliability Test Results of ECL100K (3)

Items	HD100160F						
	Test Condition	Number of Samples	Total Test Period (hours)	Number of Failures	Failure Rate*		
High Temperature Operation	Ta = 125°C $V_{EE} = -4.5$ V	. —	_		_		
	Ta = 150°C $V_{EE} = -4.5$ V	100pcs	1.0×10 ⁵	0	9.2×10 ⁻⁶		
High Temperature	<i>Ta</i> = 150°C	_	_				
Storage	<i>Ta</i> = 200°C	30pcs	3.0×10 ⁴	0	3.1×10 ⁻⁴		
Thermal Fatigue	$Ta = 25^{\circ}$ C $V_{EE} = -5.2 \text{ V}$ ON/OF = 10 minutes/10 minutes	50pcs	5×10 ⁵ (cycles·pcs)	0	_		

Table 2 Reliability Test Results of ECL100K (4)

Items	HD100101 (Cerdip)						
	Test Condition	Number of Samples	Total Test Period (hours)	Number of Failures	Failure Rate		
High Temperature Operation	$Ta = 125^{\circ}$ C $V_{EE} = -4.5 \text{ V}$	100pcs	2.0×10 ⁵	0	4.6×10 ⁻⁶		
	Ta = 150°C $V_{EE} = -4.5$ V	100pcs	2.0×10 ⁵	0	4.6×10 ⁻⁶		
High Temperature	Ta = 150°C	50pcs	1.0×10 ⁵	0	9.2×10 ⁻⁶		
Storage	Ta = 200°C	30pcs	6.0×10 ⁴	0	1.5×10 ⁻⁵		
Thermal Fatigue	$Ta = 25^{\circ}\text{C}$ $V_{EE} = -5.2 \text{ V}$ ON/OF = 10 minutes/10 minutes	30pcs	3×10 ⁴ (cycles·pcs)	0	_		

^{*} Reliability level 60%

Table 3 Reliability Test Results of ECL100K (1)

Items		HD100101/	HD100130F	HD100101/HD100160 (Cerdip)	
	Test Condition	Number of Samples	Number of Failures	Number of Samples	Number of Failures
Temperature Cycle	-65°C~RT~+150°C 10cycles	100	0	100	0
Soldering Heat Resistivity	260°C, 10sec	50	0	50	0
Thermal Shock	0°C ~100°C 10cycles	50	0	50	0
Drop Shock	1,500G, 0.5ms 3times each on X, Y and Z	30	0	30	0
Variable Frequency Vibration	100~2,000 Hz, 20 G 3 times each on X, Y and Z	30	0	30	0
Constant Acceleration	20,000G 1minute each on X, Y and Z	30	0	30	0

5.2 Reliability data of ECL 10K

Reliability test data of HD10101 and HD10136, as

representative products of ECL 10K, are shown in Table 4 and 5.

Table 4 Reliability Test Results of ECL10K (1)

	HD10101						
Items	Test Condition	Number of Sambles	Total Test Period (hours)	Number of Failures	Failure Rate*		
High Temperature Operation	$Ta = 125^{\circ}C$ $V_{EE} = -5.2 \text{ V}$	200pcs	4.5×10 ⁵	0	2.3×10 ⁻⁶		
	$Ta = 150^{\circ}$ C $V_{EE} = -5.2 \text{ V}$	120pcs	2.4×10 ⁵	0	3.8×10 ⁻⁶		
High Temperature Storage	<i>Ta</i> = 150°C	38pcs	7.6×10 ⁴	0	1.2×10 ⁻⁵		
	Ta = 200°C	22pcs	4.4×10 ⁴	0	2.1×10 ⁻⁵		

^{*} Reliability level 60%

Reliability Test Results of ECL 10K (2)

Items	HD10136							
	Test Condition	Number of Samples	Total Test Period (hours)	Number of Failures	Failure Rate			
High Temperature Operation	Ta = 125°C $V_{EE} = -5.2$ V	100pcs	2.0×10 ⁵	0	4.6×10 ⁻⁶			
	Ta = 150°C $V_{EE} = -5.2$ V	75pcs	1.5×10 ⁵	0	6.1×10 ⁻⁶			
High Temperature Storage	<i>Ta</i> −150°C	38pcs	7.6×10 ⁴	0	1.2×10 ⁻⁵			
	<i>Ta</i> =200°C	22pcs	4.4×10 ⁴	0	2.1×10 ⁻⁴			

^{*} Reliability level 60%

Table 5 Reliability Test Results of ECL 10K (1)

		HD1	0101	HD10136	
Items	Test Condition	Number of Samples	Number of Failures	Number of Samples	Number of Failures
Temperature Cycle	-65°C∼RT∼+150°C 10cycle	150	0	100	0
Soldering Heat Resistivity	260°C, 10sec.	22	0	22	0
Thermal Shock	0°C~100°C 10cycles	45	0	45	0
Drop Shock	1500G, 0.5ms 3 times each on X, Y and Z	38	0	38	0
Variable Frequency Vibration	100~2,000Hz, 20G 3 times each on X, Y and Z	38	0	38	0
Constant Acceleration	20,000G 1 minute each or X, Y and Z	38	0	38	0

5.3 Characteristics Change of ECL

Fundamental parameters of change in ECL are h_{FE} and l_{CBO} of transistors and parastic leak path. However, in device design, structures to suppress these degradations are employed and actual operating condition is chosen not to be affected by these




Fig.7 t_{pd} Change of HD100101

5.4 Field Failure Mode

Example of failures in fields are shown in Fig. 9 and 10.

Failure rate of ECL 10K is dereasing. However, because of using very fine lithographic technique, a percentage of failures caused by oxidation film pinhole, photoresist and foreign materials shows rather increase. In ECL 100K, by using high reliability process, the failures mentioned above are decreasing.

However, because finest lithographic technique in existing semiconductor manufacturing technique is

degradations. Therefore, in the usual operating condition, characteristics degradation is hardly occured.

AC characteristics changes of HD100101 and HD10101 are shown in Fig. 7 and 8.




Fig.8 t_{pd} Change of HD10101

used, ECL 100K is very sensitive to electrostatic charge. Therefore, treatments against electrostatic charge, same as MOS memories, are needed.

At Hitachi, in order to remove potential faults in manufacturing line, improvements of manufacturing process and 100% screening tests are carried out. In addition, analysis of failures occurred at customers' line and fields makes effective feedback to improvements of design and manufacturing.

Therefore, we appreciate very much for your cooperation in collecting data at customers' line and fields.




Fig. 9 Field Failure Mode of ECL 10K

Fig.10 Field Failure Mode of ECL 100K



HANDLING PRECAUTIONS

High speed digital ICs feature high reliability owing to most advanced semiconductor manufacturing technique.

On the other hand, however, mishandling causes misoperation of the ICs or damage on them. Precautions in handling are described here hoping helpful to application design.

1. Precaution Against Electrostatic Charge

ECL 100K and 10K has less margin against electrostatic destruction due to double layer structure and shallow diffusion technique for high integration and high speed.

Therefore, more cautions than conventional products are needed for electrostatic charge. Followings are precautions in handling.

- (1) At storage or transportation, in order for all IC pins to have same voltage level, please put ICs into conductive mat or pack in conductive magazine. An example of conductive mat in market is MOS PACK.
 - In the case that plastic magazine with conductive coating is used, effect against electrostatic charge decreases by using it many times. Therefore, aluminum magazine is recommended for using many times.
- (2) Ground human body if ICs are touched with hand at board assembly or receiving inspection of ICs.




Fig. 1 An Example of Grounding to Human Body

An example of grounding of human body is shown in Fig. 1. 1Mohms resistor is absolutely needed to avoid electrical shock.

- (3) Keep relative humidity at 50% in the room. It prevents generation of electrostatic charge.
- (4) Cloths are recommended to be like cotton which hardly generates electrostatic charge. Synthetic fiber cloths are not recommended.
- (5) It is recommended to ground tip of solder iron. If possible, low voltage (12V or 24V) operation types are recommendable. Grounding of meas-

urement equipments is absolutely necessary.

(6) At transportation of ICs in assembled board, it is recommended for packing material to be made of conductive sheets.

2. Prevention of Reverse Insertion of IC Pinouts

In the case of reverse insertion of IC pinouts to board, ICs which have symmetrical pinouts between V_{EE} and Ground causes high current flown. Interconnection on the chip is melted and device is destroyed. Precaution must be made even for the ICs which do not have symmetrical pinouts between V_{EE} and Ground, because excess current flows and sometimes device is destroyed.

On the device package, marking of No. 1 pin is stamped.

Please watch this marking and insert ICs properly.

3. Mounting and Removal of ICs during Voltage is Supplied

Usually, rather high current flows in regulator of ECL.

Therefore, if ICs are put in and pulled out to board during voltage is supplied, high voltage induced at current on/off destroys ICs. Mount and remove ICs after supply voltage is cut off.

Same precaution must be made in measurement with tester.

4. Prevention of Oscillation

ECL, especially 100K, has high cut-off frequency of transistor.

Therefore, sometimes, oscillation is caused in relation with external circuit, and misoperation of ICs is occured.

In such cases, about $0.1\mu F$ of capacitor, which has good high frequency characteristics, is recommended to put between ICs and voltage supply line.

5. Precaution on Simple "H" Level'

In some cases, it is seen that input of ICs is directly connected to ground to fix input as "H" level. However, it sometimes causes misoperation in conjunction with internal circuit composition.

"H" and "L" level of input are specified as $V_{IL\,(min)}$ and $V_{IH\,(max)}$ for ICs respectively. Please refer them and use ICs properly.



6. Cooling

Power dissipation of ECL is 90mW to 500mW in 10K, and 100mW to 700mW in 100K depending on products. In the case many ECLs are mounted on the board, natural convention is insufficient for cooling.

Therefore, please run forced air cooling with velocity higher than 2.5m/s. In addition, by cooling, improvement of reliability can be expected as shown in Fig. 2.




Fig. 2 Example of derating of ECL 10K

7. Other Precautions

(1) Deforming of magazine and carrier.

Since material of plastic magazine and carrier (for ECL 100K flat package) is usually thermal plasticity, they deforms at temperature higher than 40 to 50°C and may not perform sufficiently. If burn-in is carried out at users, please use aluminum magazine or other metal fixtures.

(2) Shock at transportation

Glass sealed type package is fragile. Usual handling and drop test (JIS C7021 A-8) on individual devices do not cause any problem.


However, it devices packed in magazine receive strong shock such as drop shock, devices hit neighbouring devices and packages may be damaged. Therefore, at transportation or loading on/off, be careful not to drop them. Even after devices are mounted on board, IC packages may be damaged if strength of board is not enough and board receives strong deforming stress. Please be careful on strength of board and handling. If any questions rose at using Hitachi products, please feel free to contact closest Hitachi representatives or offices.

DATA SHEETS


HD10K Series

Quardruple OR/NOR Gates

PIN ARRANGEMENT



■CIRCUIT SCHEMATIC



EDC CHARACTERISTICS ($V_{EE} = -5.2 \text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)


Item	Symbol	Test Condition	1		min	typ	max	Unit
Supply Current	IEE					20	26	mA
	IIH	$V_{IH} = -0.810 \text{V}$	A input	25°C	_	_	265	
Input Current	1111	VIII 0.810V	B input	250	_		535	μA
	IIL	$V_{IL} = -1.850V$		25 ℃	0.5	_	_	μA
		$V_{IH} = -0.890 \text{V}$ or $V_{IL} = -1.890 \text{V}$		−30° C	-1.060		-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{V or } V_{IL} = -1.850 \text{V}$		25 ℃	-0.960	_	-0.810	v
Output Voltage		$V_{IH} = -0.700 \text{V}$ or $V_{IL} = -1.825 \text{V}$		85 ℃	-0.890	_	-0.700	
		$V_{IL} = -1.890 \text{V}$ or $V_{IH} = -0.890 \text{V}$		−30 °C	-1.890	_	-1.675	
	Vol	$V_{IL} = -1.850 \text{V}$ or $V_{IH} = -0.810 \text{V}$		25 ℃	-1.850	_	-1.650	v
		$V_{IL} = -1.825 \text{V or } V_{IH} = -0.700 \text{V}$		85 ℃	-1.825	_	-1.615	
		$V_{IHA} = -1.205 \text{V}$ or $V_{ILA} = -1.500 \text{V}$		−30° C	-1.080	_	_	
	VOHA	$V_{IHA} = -1.105$ V or $V_{ILA} = -1.475$ V		25 ℃	-0.980	_	_	v
Output Threshold		$V_{IHA} = -1.035 \text{V or } V_{ILA} = -1.440 \text{V}$		85° C	-0.910		_	
Voltage		$V_{ILA} = -1.500 \text{V}$ or $V_{IHA} = -1.205 \text{V}$		−30° C	_	_	-1.655	
	VOLA	$V_{ILA} = -1.475 \text{V}$ or $V_{IHA} = -1.105 \text{V}$		25° ℃	_		-1.630	v
		$V_{ILA} = -1.440 \text{V}$ or $V_{IHA} = -1.035 \text{V}$		85° C	_		-1.595	

MAC CHARACTERISTICS ($V_{\it EE} = -3.2 { m V}, \ V_{\it CC} = +2.0 { m V}, \ Ta = -30 \sim +85 { m ^{\circ}C}$)


Item	Symbol	Test Condition		min	typ	max	Unit
			−30° C	1.0	_	3.1	
D	tplh		25 ℃	1.0	2.0	2.9	ns
Propagation			85° C	1.0	_	3.3	
Delay Time			−30° C	1.0		3.1	
t_{PHL}		25 ℃	1.0	2.0	2.9	ns	
		$R_L = 50 \Omega$	85 ℃	1.0	_	3.3	
		112 0042	−30° C	1.1	_	3.6	ns
	t _{TLH}		25 ℃	1.1	2.0	3.3	
Rise/Fall Time			85 ℃	1.1	_	3.7	1
			−30° C	1.1	_	3.6	
	t _{THL}		25 ℃	1.1	2.0	3.3	ns
) Pl			85° ℃	1.1	_	3.7	1

Quadruple 2-input NOR Gates

PIN ARRANGEMENT



ECIRCUIT SCHEMATIC



EDC CHARACTERISTICS ($V_{EE} = -5.2 \text{V}$, $Ta = -30 \sim +85 ^{\circ}\text{C}$)


Item	Symbol	Test Condition		min	typ	max	Uni
Supply Current	IEE		25 ℃		20	26	· mA
Бирріу Ситен	IIH	$V_{IH} = -0.810 \text{V}$	25°C	-		265	μΑ
Input Current	IIL	$V_{IL} = -1.850 \text{V}$	25°C	0.5		_	μA
	1.5	$V_{IH} = -0.890 \text{V}$ or $V_{IL} = -1.890 \text{V}$	−30° C	-1.060		-0.890	
	Von	$V_{IH} = -0.810 \text{V}$ or $V_{IL} = -1.850 \text{V}$	25°C	-0.960	_	-0.810	1
Output Voltage		$V_{IH} = -0.700 \text{V}$ or $V_{IL} = -1.825 \text{V}$	85° C	-0.890	_	-0.700	
	e Vol	$V_{IL} = -1.890 \text{V}$ or $V_{IH} = -0.890 \text{V}$	−30° C	-1.890		-1.675	
		$V_{IL} = -1.850 \text{V or } V_{IH} = -0.810 \text{V}$	25 ℃	-1.850	_	-1.650	. 1
	1 00	$V_{IL} = -1.825 \text{V or } V_{IH} = -0.700 \text{V}$	85 ℃	-1.825		-1.615	
	1	$V_{IHA} = -1.205 \text{V}$ or $V_{ILA} = -1.500 \text{V}$	−30° C	-1.080		_	
	VOHA	$V_{IHA} = -1.105 \text{V}$ or $V_{ILA} = -1.475 \text{V}$	25 ℃	-0.980		_	,
Output Threshold		$V_{IHA} = -1.035 \text{V}$ or $V_{ILA} = -1.440 \text{V}$	85° C	-0.910	_	_	
•		$V_{ILA} = -1.500 \text{V}$ or $V_{IHA} = -1.205 \text{V}$	−30° C	_	_	-1.655	
Voltage	I -	$V_{ILA} = -1.475 \text{V}$ or $V_{IHA} = -1.105 \text{V}$	25 ℃	_	_	-1.630	٠
		$V_{IIA} = -1.440 \text{V or } V_{IHA} = -1.035 \text{V}$	85° C	_	-	-1.595	

EAC CHARACTERISTICS ($V_{EE}=-3.2\mathrm{V},\ V_{CC}=+2.0\mathrm{V},\ Ta=-30\sim+85^{\circ}\mathrm{C}$)


Symbol	Test Condition		min	typ	max	Unit
		−30° C	1.0	_	3.1	
toru		25° ℃	1.0	2.0	2.9	ns
1		85° C	1.0	_	3.3	
		−30° C	1.0	_	3.1	
tour		25 °C	1.0	2.0	2.9	ns
· PR.L	$R_L = 50 \Omega$	85° ℃	1.0	_	3.3	
		−30° C	1.1	_	3.6	
		25°C	1.1	2.0	3.3	ns
L TLH		85 ℃	1.1	_	3.7	7
ise/Fall Time		−30° C	1.1		3.6	
t THI		25°C	1.1	2.0	3.3	ns
LTHL		85° C	1.1	_	3.7	1
	Symbol tplH tphL tthL	t_{PLH} t_{PHL} $R_L = 50 \Omega$	$t_{PLH} = \begin{bmatrix} -30^{\circ}\text{C} \\ 25^{\circ}\text{C} \\ 85^{\circ}\text{C} \\ -30^{\circ}\text{C} \\ 25^{\circ}\text{C} \\ & \\ & \\ 25^{\circ}\text{C} \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ $	$t_{PLH} \\ t_{PLH} \\ t_{PLH} \\ t_{PLH} \\ t_{PLH} \\ t_{PLH} \\ t_{TLH} \\ t_{T$	$t_{PLH} \\ t_{PLH} \\ t_{P$	t_{PLH} t_{PLH} t_{PLH} $R_{L} = 50\Omega$ t_{THL} t_{THL} $-30^{\circ}C 1.0 - 3.1 \\ 25^{\circ}C 1.0 - 3.3 \\ -30^{\circ}C 1.0 - 3.1 \\ 25^{\circ}C 1.0 2.0 2.9 \\ 85^{\circ}C 1.0 - 3.3 \\ -30^{\circ}C 1.1 - 3.6 \\ 25^{\circ}C 1.1 - 3.7 \\ -30^{\circ}C 1.1 - 3.6 \\ 25^{\circ}C 1.1 2.0 3.3 \\ 3.3 \\$

Quadruple 2-input AND Gates

PIN ARRANGEMENT



■CIRCUIT SCHEMATIC (1/4)



DC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)


Item	Symbol	Test Condition			min	typ	max	Uni
Supply Current	IEE		25 ℃	_	28	35	mA	
	I_{IH}	$V_{IH} = -0.810 \text{V}, \text{B input} = -0.810 \text{V}$	A input	0510	_	-	265	
Input Current	1111	$V_{tH} = -0.810 \mathrm{V}$	B input	25 ℃	_	_	220	μA
	IIL	$V_{IL} = -1.850V$		25 ℃	0.5	_	_	μA
	1	$V_{IH} = -0.890 \text{V}$ or $V_{IL} = -1.890 \text{V}$		− 30 °C	-1.060	_	-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{V or } V_{IL} = -1.850 \text{V}$		25 ℃	-0.960	_	-0.810	v
Output Voltage		$V_{IH} = -0.700 \text{V} \text{ or } V_{IL} = -1.825 \text{V}$		85 ℃	-0.890	_	-0.700	
1		$V_{IL} = -1.890 \text{V} \text{ or } V_{IH} = -0.890 \text{V}$		−30 °C	-1.890		-1.675	
	Vol	$V_{IL} = -1.850 \text{V} \text{ or } V_{IH} = -0.810 \text{V}$		25 ℃	-1.850		-1.650	v
		$V_{IL} = -1.825 \text{V} \text{ or } V_{IH} = -0.700 \text{V}$		85 ℃	-1.825		-1.615	
		$V_{IH} = -0.890 \text{V}, V_{IHA} = -1.205 \text{V} \text{ or } V_{ILA} = -1.205 \text{V}$	-1.500V	−30° C	-1.080		_	
	VOHA	$V_{IH} = -0.810 \text{V}, V_{IHA} = -1.105 \text{V} \text{ or } V_{ILA} = -1.105 \text{V}$	-1.475V	25° ℃	-0.980			v
Output Threshold		$V_{IH} = -0.700 \text{V}, V_{IHA} = -1.035 \text{V} \text{ or } V_{ILA} = -1.035 \text{V}$	-1.440V	85° C	-0.910	_	_	
Voltage		$V_{ILA} = -1.500 \text{V}$ or $V_{IH} = -0.890 \text{V}$, $V_{IHA} =$	-1.205V	−30°C	_	_	-1.655	
	VOLA	$V_{ILA} = -1.475 \text{V}$ or $V_{IH} = -0.810 \text{V}$, $V_{IHA} = -0.810 \text{V}$	-1.105V	25 ℃	_	_	-1.630	v
		$V_{ILA} = -1.440 \text{V}$ or $V_{IH} = -0.700 \text{V}$, $V_{IHA} = -0.700 \text{V}$	-1.105V	85 ℃	_		-1.595	

■AC CHARACTERISTICS ($V_{EE} = -3.2\text{V}$, $V_{CC} = +2.0\text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)


Item	Symbol		Test Condition		min	typ	max	4 Unit
				−30° C	1.0	<u> </u>	4.3	
		A input		25 ℃	1.0	2.2	4.0	
				85° ℃	1.0	_	4.2	ns
	t _{PLH}			−30° C	1.0		4.3	lis
		B input		25 °C	1.0	2.7	4.0	
Propagation				85 ℃	1.0		4.2	
Delay Time				−30° C	1.0	_	4.3	
	tрнL	A input		25 °C	1.0	2.2	4.0	
			P 500	85° ℃	1.0	_	4.2	
			$R_L = 50 \Omega$	−30° C	1.0		4.3	ns
		B input		25 ℃	1.0	2.7	4.0	
			6	85° ℃	1.0	_	4.2	
				−30° C	1.5	_	3.7	
	t _{TLH}			25 ℃	1.5	2.0	3.5	ns
				85° ℃	1.5	_	3.6	
Rise/Fall Time		A, B input		−30° C	1.5	_	3.7	
	t _{THL}	<u>.</u>		25 ℃	1.5	2.0	3.5	ns
				85° ℃	1.5	_	3.6	

Triple 2-3-2-input OR/NOR Gates

MPIN ARRANGEMENT



CIRCUIT SCHEMATIC



BDC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)


Item	Symbol	Test Condition		min	typ	max	Unit
Supply Current	IEE		25 ℃	_	17	21	mA
T . C .	I_{IH}	$V_{IH} = -0.810 \text{V}$	25° ℃	_	_	265	μA
Input Current	IIL	$V_{IL} = -1.850 \text{ V}$	25°C	0.5	_	_	μA
		$V_{IH} = -0.890 \text{V} \text{ or } V_{IL} = -1.890 \text{V}$	−30° C	-1.060	_	-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{V}$ or $V_{IL} = -1.850 \text{V}$	25 ℃	-0.960	_	-0.810	v
Output Voltage		$V_{IH} = -0.700 \text{V} \text{ or } V_{IL} = -1.825 \text{V}$	85 ℃	-0.890		-0.700	
Output voitage		$V_{IL} = -1.890 \text{V}$ or $V_{IH} = -0.890 \text{V}$	−30° C	-1.890	_	-1.675	
	Vol	$V_{IL} = -1.850 \text{V}$ or $V_{IH} = -0.810 \text{V}$	25 ℃	-1.850	_	-1.650	v
		$V_{IL} = -1.825 \text{V} \text{ or } V_{IH} = -0.700 \text{V}$	85° ℃	-1.825	_	-1.615	
		$V_{IHA} = -1.205 \text{V} \text{ or } V_{ILA} = -1.500 \text{V}$	−30° C	-1.080	_	_	
	VOHA	$V_{IHA} = -1.105 \text{V} \text{ or } V_{ILA} = -1.475 \text{V}$	25 ℃	-0.980	_	_	v
Output Threshold		$V_{IHA} = -1.035 \text{V} \text{ or } V_{ILA} = -1.440 \text{V}$	85° ℃	-0.910	_	_	
Voltage		$V_{ILA} = -1.500 \text{V}$ or $V_{IHA} = -1.205 \text{V}$	−30° C	_	_	-1.655	
-	VOLA	$V_{ILA} = -1.475 \text{V}$ or $V_{IHA} = -1.105 \text{V}$	25 ℃	_	_	-1.630	v
		$V_{ILA} = -1.440 \text{V} \text{ or } V_{IHA} = -1.035 \text{V}$	85° ℃	_		-1.595	

EXAC CHARACTERISTICS $(V_{EE} = -3.2\text{V}, V_{CC} = +2.0\text{V}, Ta = -30 \sim +85^{\circ}\text{C})$


Item	Symbol	Test Condition		min	typ	max	Unit
			−30° C	1.0	_	3.1	
	t_{PLH}		25 ℃	1.0	2.0	2.9	ns
Propagation			85° ℃	1.0	_	3.3	
Delay Time			−30° C	1.0	_	3.1	
	t_{PHL}		25° ℃	1.0	2.0	2.9	ns
		B 500	85 ℃	1.0	_	3.3	
		$R_L = 50 \Omega$	−30° C	1.1	_	3.6	
	t TLH		25 ℃	1.1	2.0	3.3	ns
D: /D 11 /T:			85° ℃	1.1	_	3.7	
Rise/Fall Time			−30° C	1.1	_	3.6	
	t _{THL}		25 ℃	1.1	2.0	3.3	ns
			85° C	1.1	_	3.7	

Triple 4-3-3-input NOR Gates

MPIN ARRANGEMENT



ECIRCUIT SCHEMATIC



DC CHARACTERISTICS ($V_{EE} = -5.2 \text{V}$, $Ta = -30 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
Supply Current	IEE		25 °C	_	17	21	mA
Supply Current	IIH	$V_{IH} = -0.810 \text{V}$	25 ℃	_		265	μΑ
Input Current	IIL	$V_{IL} = -1.850 \text{V}$	25°C	0.5		_	μΑ
		$V_{IL} = -1.890 \text{V}$	−30° C	-1.060		-0.890	
	V _{OH}	$V_{IL} = -1.850 \text{V}$	25 °C	-0.960	_	-0.810	'
Output Voltage		$V_{IL} = -1.825 \text{V}$	85 ℃	-0.890		−0.700	
	Vol	$V_{IH} = -0.890 \text{V}$	−30° C	-1.890	_	-1.675	v
		$V_{IH} = -0.810 \text{V}$	25° ℃	-1.850		-1.650	
		$V_{IH} = -0.700 \text{V}$	85 °C	-1.825	_	-1.615	
	-	$V_{ILA} = -1.500V$	−30° C	-1.080			
	VOHA	$V_{ILA} = -1.475 \text{V}$	25 ℃	-0.980			'
Output Threshold		$V_{ILA} = -1.440 \text{V}$	85 °C	-0.910			
Jutput Inresnoid Joltage		$V_{IHA} = -1.205 \text{V}$	−30° C			-1.655	
	VOLA	$V_{IHA} = -1.105 \text{V}$	25°C	_		-1.630	,
		$V_{IHA} = -1.035 \text{V}$	85 °C	_	_	-1.595	


EAC CHARACTERISTICS ($V_{E\dot{E}} = -3.2\text{V}$, $V_{cc} = -2.0\text{V}$, $T_a = -30 \sim +85^{\circ}\text{C}$)

Symbol	Test Condition		min	typ	max	Unit
Symbol .		−30° C	1.0	_	3.1	
tneu		25 ℃	1.0	2.0	2.9	ns
· PLH		85° ℃	1.0	_	3.3	
		−30° C	1.0	_	3.1	
tour		25 ℃	1.0	2.0	2.9	ns
VIII	·	85° C	1.0	_	3.3	
	$R_L = 50 \Omega$	−30° C	1.1	_	3.6	
triu		25 ℃	1.1	2.0	3.3	ns
• 1 2 11		85 °C	1.1		3.7	
		−30° C	1.1	_	3.6	1
t		25 ℃	1.1	2.0	3.3	ns
		85 ℃	1.1		3.7	
	tplh tphl tphl tthl	t_{PLH} t_{PHL} $R_L = 50 \Omega$	$t_{PLH} = \begin{bmatrix} -30^{\circ}\text{C} \\ 25^{\circ}\text{C} \\ 85^{\circ}\text{C} \\ -30^{\circ}\text{C} \\ 25^{\circ}\text{C} \\ 85^{\circ}\text{C} \\ \end{bmatrix}$ $t_{PHL} = \begin{bmatrix} R_{L} = 50\Omega \\ -30^{\circ}\text{C} \\ 25^{\circ}\text{C} \\ 85^{\circ}\text{C} \\ -30^{\circ}\text{C} \\ \end{bmatrix}$ $t_{TLH} = \begin{bmatrix} -30^{\circ}\text{C} \\ 85^{\circ}\text{C} \\ -30^{\circ}\text{C} \\ 25^{\circ}\text{C} \\ \end{bmatrix}$	$t_{PLH} = \begin{bmatrix} -30^{\circ}\text{C} & 1.0 \\ 25^{\circ}\text{C} & 1.0 \\ 85^{\circ}\text{C} & 1.0 \\ -30^{\circ}\text{C} & 1.0 \\ \hline \\ 25^{\circ}\text{C} & 1.0 \\ \hline \\ 25^{\circ}\text{C} & 1.0 \\ \hline \\ 85^{\circ}\text{C} & 1.0 \\ \hline \\ 85^{\circ}\text{C} & 1.0 \\ \hline \\ -30^{\circ}\text{C} & 1.1 \\ \hline \\ 25^{\circ}\text{C} & 1.1 \\ \hline \\ 85^{\circ}\text{C} & 1.1 \\ \hline \\ -30^{\circ}\text{C} & 1.1 \\ \hline \\ 25^{\circ}\text{C} & 1.1 \\ \hline \\ -30^{\circ}\text{C} & 1.1 \\ \hline \\ 25^{\circ}\text{C} & 1.1 \\ \hline \end{bmatrix}$	$t_{PLH} = \begin{bmatrix} -30^{\circ}\text{C} & 1.0 & - \\ 25^{\circ}\text{C} & 1.0 & 2.0 \\ 85^{\circ}\text{C} & 1.0 & - \\ -30^{\circ}\text{C} & 1.0 & - \\ 25^{\circ}\text{C} & 1.0 & - \\ 25^{\circ}\text{C} & 1.0 & 2.0 \\ 85^{\circ}\text{C} & 1.0 & - \\ -30^{\circ}\text{C} & 1.1 & - \\ 25^{\circ}\text{C} & 1.1 & - \\ -30^{\circ}\text{C} & 1.1 & - \\ -30^{\circ}\text{C} & 1.1 & - \\ 25^{\circ}\text{C} & 1.1 & - \\ -30^{\circ}\text{C} & 1.1 & - \\ 25^{\circ}\text{C} & 1.1 & 2.0 \\ \end{bmatrix}$	$t_{PLH} = \begin{bmatrix} -30^{\circ}\text{C} & 1.0 & - & 3.1 \\ 25^{\circ}\text{C} & 1.0 & 2.0 & 2.9 \\ 85^{\circ}\text{C} & 1.0 & - & 3.3 \\ -30^{\circ}\text{C} & 1.0 & - & 3.1 \\ 25^{\circ}\text{C} & 1.0 & 2.0 & 2.9 \\ 85^{\circ}\text{C} & 1.0 & - & 3.3 \\ -30^{\circ}\text{C} & 1.0 & - & 3.3 \\ -30^{\circ}\text{C} & 1.1 & - & 3.6 \\ 25^{\circ}\text{C} & 1.1 & 2.0 & 3.3 \\ 85^{\circ}\text{C} & 1.1 & - & 3.7 \\ -30^{\circ}\text{C} & 1.1 & - & 3.6 \\ 25^{\circ}\text{C} & 1.1 & - & 3.6 \\ 25^{\circ}\text{C} & 1.1 & 2.0 & 3.3 \\ \end{bmatrix}$




Triple 2-input Exclusive-OR/Exclusive-NOR Gates

PIN ARRANGEMENT



CIRCUIT SCHEMATIC



EDC CHARACTERISTICS ($V_{\it EE} = -5.2 { m V}$, $Ta = -30 \sim +85 { m ^{\circ}C}$)

Item	Symbol	Test Condition	1		min	typ	max	Uni
Supply Current	I_{EE}	All inputs = -0.810V		25 ℃	_	-	28	mA
	ItH	$V_{IH} = -0.810 \text{V}$	A input		_		265	1112
Input Current		VIII 0.010 V	B input	25℃	_	_	220	μA
	IIL	$V_{IL} = -1.850 \mathrm{V}$		25° ℃	0.5	_	-	μA
		$V_{IH} = -0.890 \text{V} \text{ or } V_{IL} = -1.890 \text{V}$		−30° C	-1.060	_	-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{V}$ or $V_{IL} = -1.850 \text{V}$		25 ℃	-0.960	_	-0.810	v
Output Voltage		$V_{IH} = -0.700 \text{V or } V_{IL} = -1.825 \text{V}$			-0.890	_	-0.700	
	Vol	$V_{IL} = -1.890 \text{V}$ or $V_{IH} = -0.890 \text{V}$		−30° C	-1.890	_	-1.675	
		$V_{IL} = -1.850 \text{V}$ or $V_{IH} = -0.810 \text{V}$		25° C	-1.850	_	-1.650	v
		$V_{IL} = -1.825 \text{V or } V_{IH} = -0.700 \text{V}$		85 ℃	-1.825	_	-1.615	
		$V_{IHA} = -1.205 \text{V}$ or $V_{ILA} = -1.500 \text{V}$		−30° C	-1.080	_	_	
_	VOHA	$V_{IHA} = -1.105 \text{V}$ or $V_{ILA} = -1.475 \text{V}$		25 ℃	-0.980	_	_	v
Output Threshold		$V_{IHA} = -1.035 \text{V or } V_{ILA} = -1.440 \text{V}$		85 ℃	-0.910	_	_	
Voltage		$V_{ILA} = -1.500 \text{V}$ or $V_{IHA} = -1.205 \text{V}$		−30° C	_	_	-1.655	
	VOLA	$V_{ILA} = -1.475 \text{V}$ or $V_{IHA} = -1.105 \text{V}$		25 ℃		_	-1.630	v
		$V_{ILA} = -1.440 \text{V}$ or $V_{IHA} = -1.035 \text{V}$		85° C	_		-1.595	


TAC CHARACTERISTICS ($V_{EE} = -3.2\text{V}$, $V_{CC} = +2.0\text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)


Item	Symbol		Test Condition		min	typ	max	Unit
				-30°C	1.1	_	3.8	
		A input		25° C	1.1	2.0	3.7 4.0 3.8 3.7 4.0 3.8 3.7 4.0 3.8 3.7 4.0 3.8 3.7	
		•		85 ℃	1.1	_	4.0	ns
	t _{PLH}			−30° C	1.1	_	3.8	5
		B input		25 ℃	1.1	2.8	3.7	
Propagation				85° ℃	1.1	_	4.0	
Delay Time				−30° C	1.1	_	3.8]
		A input		25°C	1.1	2.0	3.7	
	t _{PHL}	-		85° ℃	1.1	-	4.0	ns
			$R_L = 50 \Omega$	-30°C	1.1	_	3.8	n s
		B input		25° ℃	1.1	2.8	3.7	
				85° ℃	1.1	-	4.0	
				−30° C	1.1	_	3.5	
	tTLH			25 °C	1.1	2.5	3.5	ns
Rise/Fall Time				85° C	1.1	_	3.8	
		A, B input		−30° C	1.1		3.5	
	t _{THL}			25 °C	1.1	2.5	3.5	ns
				85 °C	1.1	_	3.8	

Dual 4-5-input OR/NOR Gates

PIN ARRANGEMENT

ECIRCUIT SCHEMATIC





EXECUTE: EXAMPLE 1.2 CHARACTERISTICS ($V_{EE} = -5.2 \text{V}$, $Ta = -30 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
Supply Current	IEE		25 °C	_	11	14	mA
Input Current	I_{IH}	$V_{IH} = -0.810 \text{V}$	25 °C	_	_	265	μA
Input Current	IIL	$V_{IL} = -1.850 \text{V}$	25 ℃	0.5	_	_	μA
		$V_{IH} = -0.890 \text{V}$ or $V_{IL} = -1.890 \text{V}$	−30° C	-1.060	_	-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{V}$ or $V_{IL} = -1.850 \text{V}$	25 °C	-0.960	_	-0.810	v
Output Voltage		$V_{IH} = -0.700 \text{V}$ or $V_{IL} = -1.825 \text{V}$	85 °C	-0.890	-	-0.700	
output voitage		$V_{IL} = -1.890 \text{V}$ or $V_{IH} = -0.890 \text{V}$	−30° C	-1.890	_	-1.675	
	Vol	$V_{IL} = -1.850 \text{V}$ or $V_{IH} = -0.810 \text{V}$	25 ℃	-1.850		-1.650	v
		$V_{IL} = -1.825 \text{V} \text{ or } V_{IH} = -0.700 \text{V}$	85 ℃	-1.825	_	-1.615	
		$V_{IHA} = -1.205 \text{V}$ or $V_{ILA} = -1.500 \text{V}$	−30° C	-1.080			
	VOHA	$V_{IHA} = -1.105 \text{V}$ or $V_{ILA} = -1.475 \text{V}$	25°C	-0.980		_	v
Output Threshold		$V_{IHA} = -1.035 \text{V}$ or $V_{ILA} = -1.440 \text{V}$	85° C	-0.910	_	_	
Voltage		$V_{ILA} = -1.500 \text{V}$ or $V_{IHA} = -1.205 \text{V}$	−30° C	_	_	-1.655	
	VOLA	$V_{ILA} = -1.475 \text{V}$ or $V_{IHA} = -1.105 \text{V}$	25 °C	_		-1.630	v
		$V_{ILA} = -1.440 \text{V}$ or $V_{IHA} = -1.035 \text{V}$	85° ℃	_	_	-1.595	


EXACTERISTICS $(V_{EE} = -3.2\text{V}, V_{CC} = +2.0\text{V}, T_a = -30 \sim +85^{\circ}\text{C})$

Item	Symbol	Test Condition		min	typ	max	Unit
			−30° C	1.0	_	3.1	
			25 ℃	1.0	2.0	2.9	ns
Propagation		85° ℃	1.0	_	3.3	1	
Delay Time			−30° C	1.0	_	3.1	
t_{PHL}	t _{PHL}		25 ℃	1.0	2.0	2.9	ns
		$R_L = 50 \Omega$	85° ℃	1.0	_	3.3	1
		112 0042	−30° C	1.1	_	3.6	
	t _{TLH}		25 ℃	1.1	2.0	3.3	ns
Rise/Fall Time			85° C	1.1	_	3.7	1
			−30° C	1.1	_	3.6	
	t _{THL}		25° ℃	1.1	2.0	3.3	ns
			85° C	1.1	_	3.7	




Dual 3-input 3-output OR Gates

MPIN ARRANGEMENT



ECIRCUIT SCHEMATIC



EDC CHARACTERISTICS ($V_{EE} = -5^{\circ}.2\text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
Supply Current	IEE	•	25°C	_	30	38	mA
	I _{IH}	$V_{IH} = -0.810 \text{V}$	25°C	_		425	μA
Input Current	IIL	$V_{IL} = -1.850 \text{V}$	25 °C	9.5	_	_	μA
		$V_{IH} = -0.890 \text{ V}$	−30° C	-1.060	_	-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{V}$	25 ℃	-0.960	_	-0.810	V
O W N		$V_{IH} = -0.700 \text{V}$	85° ℃	-0.890	_	-0.700	
Output Voltage		$V_{IL} = -1.890 \text{V}$	−30° C	-1.890		-1.675	
	Vol	$V_{IL} = -1.850 \text{V}$	∙25 °C	-1.850		-1.650	V
	101	$V_{IL} = -1.825 \text{V}$	85 °C	-1.825	_	-1.615	
		$V_{IHA} = -1.205 \text{V}$	−30° C	-1.080	_	_	
	VOHA	$V_{IHA} = -1.105 \text{V}$	25 ℃	-0.980	_	_	v
Output Threshold		$V_{IHA} = -1.035 \text{V}$	85° C	-0.910		_	
Voltage		$V_{ILA} = -1.500 \text{V}$	−30° C	_	_	-1.655	
	Vola	$V_{ILA} = -1.475 \text{V}$	25 °C	_	_	-1.630	v
	1	$V_{LLA} = -1.440 \text{V}$	85° C	_	_	-1.595	


MAC CHARACTERISTICS ($V_{EE} = -3.2 \text{V}$, $V_{cc} = +2.0 \text{V}$, $Ta = -30 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
		-	30° C	1.4	_	3.5	
	tPLH		25 ℃	1.4	2.4	3.5	ns
Propagation		1	85° C	1.5		3.8	
Delay Time		- :	- 30° C	1.4	_	3.5	
Delay Time	tPHL		25°C	1.4	2.4	3.5	ns
	1		85° ℃	1.5	_	3.8	
		$R_L = 50 \Omega$	- 30° C	1.0	_	3.5	
	tTLH		25 ℃	1.1	2.2	3.5	ns
			85 ℃	1.2	_	3.8	
Rise/Fall Time		_	- 30° C	1.0	_	3.5	
	t _{THL}		25°C	1.1	2.2	3.5	ns
	1		85° C	1.2	_	3.8	




Dual 3-input 3-output NOR Gates

PIN ARRANGEMENT



ECIRCUIT SCHEMATIC



EDC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
Supply Current	IEE		25 ℃	_	_	38	mA
I C	I_{IH}	$V_{IH} = -0.810 \text{V}$	25 ℃	_	_	425	μA
Input Current	IIL	$V_{IL} = -1.850 \mathrm{V}$	25 ℃	0.5	_		μA
		$V_{IL} = -1.890 \text{V}$	−30° C	-1.060	_	-0.890	
	V _{OH}	$V_{IL} = -1.850 \text{V}$	25 °C	-0.960	_	-0.810	v
Output Voltage		$V_{IL} = -1.825 \mathrm{V}$	85° C	-0.890	_	-0.700	
Output voitage		$V_{IH} = -0.890 \text{ V}$	−30° C	-1.890	_	-1.675	
	Vol	$V_{IH} = -0.810 \text{V}$	25 ℃	-1.850	_	-1.650	v
		$V_{IH} = -0.700 \mathrm{V}$	85 ℃	-1.825	_	-1.615	
		$V_{ILA} = -1.500 \text{V}$	−30° C	-1.080	-	_	
	VOHA	$V_{ILA} = -1.475 \text{V}$	25 ℃	-0.980	_	_	v
Output Threshold		$V_{ILA} = -1.440 \mathrm{V}$	85 ℃	-0.910		_	
Voltage		$V_{IHA} = -1.205 \text{V}$	−30° C		_	-1.655	
	VOLA	$V_{IHA} = -1.105 \text{V}$	25 ℃	_		-1.630	v
		$V_{IHA} = -1.035 \text{V}$	85 °C	_	_	-1.595	

EAC CHARACTERISTICS ($V_{EE} = -3.2\text{V}$, $V_{CC} = +2.0\text{V}$, $T_a = -30 \sim +85^{\circ}\text{C}$)


Item	Symbol	Test Condition		min	typ	max	Unit
			−30° C	1.4	_	3.5	
			25 ℃	1.4	2.4	3.5	ns
Propagation		85° C	1.5	_	3.8	1	
Delay Time			−30° C	1.4	_	3.5	
	t _{PHL}		25 ℃	1.4	2.4	3.5	ns
		$R_L = 50 \Omega$	85° ℃	1.5	_	3.8	1
		NL = 3071	−30° C	1.0	_	3.5	
	t _{TLH}		25 ℃	1.1	2.2	3.5	ns
Rise/Fall Time			85° ℃	1.2	_	3.8	1
Mise/ Fall Time			−30° C	1.0		3.5	
	t _{THL}		25 °C	1.1	2.2	3.5	ns
			85 ℃	1.2		3.8]

Triple Line Receivers


The HD10116 is designed for use in sensing differential signals over long lines. The bias supply (VBB) is made available to make the device useful as a Schmitt trigger, or in other applications where a stable reference voltage is necessary. Active

current source provides these receivers with excellent common mode noise rejection. If any amplifier in a package is not used, one input of that amplifier must be connected to VBB to prevent upsetting the current source bias network.

MPIN ARRANGEMENT



MICIRCUIT SCHEMATIC



EDC CHARACTERISTICS ($V_{EE} = -5.2 \text{V}$, $Ta = -30 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
Supply Current	I _{EE} *		25 ℃	_	17	21	mA
I C.	I1H**	$V_{IH} = -0.810 \text{V}$	25 ℃	_	_	95	μA
Input Current	IcBo**	$V_{IN} = -5.2 \text{V}$	25 ℃	_		1.0	μA
		$V_{IH} = -0.890 \text{V} \text{ or } V_{IL} = -1.890 \text{V}$	− 30° C	-1.060	_	-0.890	
	V _{он} ***	$V_{IH} = -0.810 \text{V or } V_{IL} = -1.850 \text{V}$	25 ℃	-0.960	_	-0.810	v
Output Voltage		$V_{IH} = -0.700 \text{V or } V_{IL} = -1.825 \text{V}$	85° C	-0.890	_	-0.700	
Output Voitage		$V_{IL} = -1.890 \text{V} \text{ or } V_{IH} = -0.890 \text{V}$	−30° C	-1.890	_	-1.675	
	Vor***	$V_{IL} = -1.850 \text{V}$ or $V_{IH} = -0.810 \text{V}$	25 ℃	-1.850	_	-1.650	V
		$V_{IL} = -1.825$ V or $V_{IH} = -0.700$ V	85 ℃	-1.825	_	-1.615	
		$V_{IHA} = -1.205 \text{V}$ or $V_{ILA} = -1.500 \text{V}$	−30° C	-1.080	_	_	
	V _{OHA} ***	$V_{IHA} = -1.105$ V or $V_{ILA} = -1.475$ V	25 ℃	-0.980	_	_	v
Output Threshold		$V_{IHA} = -1.035 \text{V or } V_{ILA} = -1.440 \text{V}$	85 ℃	-0.910	_	_	
Voltage		$V_{ILA} = -1.500 \text{V}$ or $V_{IHA} = -1.205 \text{V}$	−30° C	_	_	-1.655	
	VOLA***	$V_{ILA} = -1.475 \text{V}$ or $V_{IHA} = -1.105 \text{V}$	25 ℃	_	_	-1.630	v
		$V_{ILA} = -1.440 \text{V}$ or $V_{IHA} = -1.035 \text{V}$	85° C	_	_	-1.595	
			−30° C	-1.420	-	-1.280	
Reference Voltage	V _{BB}		25 ℃	-1.350	_	-1.230	v
			85° C	-1.295		-1.150	

- Bn input is connected to V_{BB} and V_{IL} min is supplied to An input.
 Bn input is connected to V_{BB} and V_{IL} min is supplied to A input.
 Other inputs are connected to V_{BB} and each one input of other receiver is connected to V_{BB}.

MAC CHARACTERISTICS ($V_{EE}=-3.2\mathrm{V}$, $V_{CC}=+2.0\mathrm{V}$, $Ta=-30\sim+85^{\circ}\mathrm{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
			−30° C	1.0	_	3.1	
	t _{PLH}		25° ℃	1.0	2.0	2.9	ns
Propagation			85° C	1.1		3.3	
Delay Time			−30° C	1.0	_	3.1	
	t _{PHL}		25 ℃	1.0	2.0	2.9	ns
		$R_L = 50\dot{\Omega}$,	85° C	1.1	_	3.3	
		Other inputs $=V_{BB}$	−30° C	1.1		3.6	
	t _{TLH}		25°C	1.1	2.0	3.3	ns
D. /E. 11 (F)			85° C	1.1	_	3.7	
Rise/Fall Time			−30° C	1.1	_	3.6	
	t _{THL}		25°C	1.1	2.0	3.3	ns
			85° C	1.1	_	3.7	




Dual 2-wide 2-3-input OR-AND/OR-AND-INVERT Gates

The HD10117 is designed for use as a data control of digital Multiplexer, data distribution and etc..

The E input (pin 9) is common input of dual gates.

PIN ARRANGEMENT



DC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Cond	lition		min	typ	max	Unit
Supply Current	IEE			25° ℃	_	20	26	mA
			E input	or*c	-	_	350	
Input Current	ItH	$V_{IH} = -0.810V$	Other inputs	25 ℃	_	_	265	μΑ
	IIL	$V_{IL} = -1.850 \text{V}$		25° C	0.5	_		μA
		$V_{IH} = -0.890 \text{V or } V_{IL} = -1.890$	V	−30° C	-1.060	_	-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{V or } V_{IL} = -1.850$	v	25° C	-0.960	_	-0.810	v
Output Voltage		$V_{IH} = -0.700 \text{V or } V_{IL} = -1.825$	SV	85° C	-0.890	_	-0.700	
		$V_{IL} = -1.890 \text{V or } V_{IH} = -0.890$)V	−30° C	-1.890	_	-1.675	
	Vol	$V_{IL} = -1.850 \text{V or } V_{IH} = -0.810$)V	25° ℃	-1.850		-1.650	v
		$V_{IL} = -1.825 \text{V}$ or $V_{IH} = -0.700$)V	85° C	-1.825	_	-1.615	
		$V_{IHA} = -1.205 \text{V or } V_{ILA} = -1.5$	500V	−30° C	-1.080	_	_	
	VOHA	$V_{IHA} = -1.105 \text{V or } V_{ILA} = -1.4$	175V	25° ℃	-0.980		_	v
Output Threshold		$V_{IHA} = -1.035 \text{V or } V_{ILA} = -1.4$	140V	85 ℃	-0.910	_	-	
/oltage		$V_{ILA} = -1.500 \text{V}$ or $V_{IHA} = -1.500 \text{V}$	205V	−30° C	_		-1.655	
	VOLA	$V_{ILA} = -1.475 \text{V}$ or $V_{IHA} = -1.1$	105V	25 ℃	_	_	-1.630	v
		$V_{IIA} = -1.440 \text{V}$ or $V_{IHA} = -1.6$	035V	85° C		_	-1.595	


EAC CHARACTERISTICS ($V_{EE} = -3.2\text{V}$, $V_{CC} = +2.0\text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
			−30° C	1.4	_	3.9	
	t _{PLH}		25° ℃	1.4	2.3	3.4	ns
Propagation			85° ℃	1.4	_	3.8	
Delay Time			−30° C	1.4		3.9	
Down, Time	tPHL		25°C	1.4	2.3	3.4	ns
			85° C	1.4	_	3.8	
		$R_L = 50 \Omega$	−30° C	0.9	_	4.1	
	tTLH		25 ℃	1.1	2.2	4.0	ns
	.,		85 ℃	1.1	_	4.6	
Rise/Fall Time			− 30° C	0.9	_	.4.1	
	t _{THL}		25°C	1.1	2.2	4.0	ns
			85°C	1.1	_	4.6	




Dual 2-wide 3-input OR-AND Gates

PIN ARRANGEMENT



CIRCUIT SCHEMATIC



EDC CHARACTERISTICS ($V_{EE} = -5.2 \text{V}$, $Ta = -30 \sim +85 ^{\circ}\text{C}$)


Item	Symbol	Test	Condition		min	typ	max	Unit
Supply Current	I_{EE}			25 ℃	_	20	26	mA
	I_{IH}	$V_{IH} = -0.810 \text{V}$	F input	25 ℃		_	370	
Input Current	***	VIH 0.010 V	Other inputs	25 (_	265	μA
	I_{IL}	$V_{IL} = -1.850 \text{V}$		25 ℃	0.5	_	_	μA
		$V_{IH} = -0.890 \text{V}$		−30° C	-1.060	_	-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{V}$		25 °C	-0.960		-0.810	v
Output Voltage		$V_{tH} = -0.700 \text{V}$		85 ℃	-0.890	_	-0.700	
, .		$V_{IL} = -1.890 \text{V}$		−30° C	-ż.000		-1.675	
	Vol	$V_{IL} = -1.850 \text{V}$		25 ℃	-1.990		-1.650	V
		$V_{IL} = -1.825 \text{V}$		85 ℃	-1.920	_	-1.615	
		$V_{IHA} = -1.205 \text{V}$		−30° C	-1.080		-	
0	VOHA	$V_{IHA} = -1.105 \text{V}$		25 ℃	-0.980	_	-	V
Output Threshold		$V_{IHA} = -1.035 \text{V}$		85 ℃	-0.910			
Voltage		$V_{ILA} = -1.500V$		−30° C	_		-1.655	
	VOLA	$V_{ILA} = -1.475V$		25 ℃	_		-1.630	V
		$V_{ILA} = -1.440 \mathrm{V}$		85° ℃	_		-1.595	

EAC CHARACTERISTICS ($V_{EE} = -3.2\text{V}$, $V_{cc} = +2.0\text{V}$, $T_a = -30 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
			−30° C	1.4	_	3.9	
Propagation	t _{PLH}		25 ℃	1.4	2.3	3.4	ns
			85° ℃	1.4	- .	3.8	1
Delay Time			−30° C	1.4		3.9	
	t _{PHL}		25 ℃	1.4	2.3	3.4	ns
		$R_L = 50 \Omega$	85 °C	1.4	_	3.8]
		XLL 3042	−30° C	0.8	_	4.1	
	t _{TLH}		- 25° ℃	1.5	2.5	4.0	ns
Rise/Fall Time			85° ℃	1.5	_	4.6	
			−30° C	0.8	_	4.1	
	t _{THL}		25° ℃	1.5	2.5	4.0	ns
			85° ℃	1.5		4.6]

4-wide 4-3-3-3-input OR-AND Gate

PIN ARRANGEMENT




EFUNCTION TABLE

				Outputs								
A	В	С	D	E	F	G	Н	I	J	K	L	Y
L	L	L	L	×	×	×	×	×	×	×	×	L
×	×	×	×	L	L	L	×	×	×	×	×	L
×	×	×	×	×	×	L	L	L	×	×	×	L
×	×	×	×	×	×	×	×	×	L	L	L	L
			Н									

Notes)

- Each input of OR gates are combined to high.
 X: Don't Care

CIRCUIT SCHEMATIC



EDC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)


Item	Symbol	Test Condi	tion		min	typ	max	Unit
Supply Current	IEE			25°C	_	20	26	mA
	,	$V_{IH} = -0.810 \text{V}$	G input	or*c	-	_	370	
Input Current	Іін	V _{IH} = -0.810 V	Other inputs	25℃		_	265	μA
	IIL	$V_{IL} = -1.850 \text{V}$		25 ℃	0.5	_	_	μA
		$V_{IH} = -0.890 \text{V}$		−30° C	-1.060	-	-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{V}$		25 ℃	-0.960	_	-0.810	v
0		$V_{IH} = -0.700 \text{V}$		85° C	-0.890		-0.700	
Output Voltage		V _{IL} =-1.890V		−30° C	-1.890	-	-1.675	
	Vol	$V_{IL} = -1.850 \text{V}$		25 ℃	-1.850	_	-1.650	v
		$V_{IL} = -1.825 \text{V}$		85° C	-1.825	-	-1.615	
		$V_{IHA} = -1.205 V$		−30° C	-1.080	_	' -	
	VOHA	$V_{IHA} = -1.105 \text{V}$		25° ℃	-0.980	_		v
Output Threshold		$V_{IHA} = -1.035 \text{V}$		85° C	-0.910	_	_	
Voltage		$V_{ILA} = -1.500 \text{V}$		−30° C	_	_	-1.655	
	VOLA	$V_{ILA} = -1.475 V$		25° ℃	_		-1.630	v
		$V_{ILA} = -1.440 \text{V}$		85° C	_		-1.595	

EAC CHARACTERISTICS ($V_{EE} = -3.2\text{V}$, $V_{CC} = +2.0\text{V}$, $T_a = -30 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
			−30° C	1.4	_	3.9	
	t _{PLH}		25 ℃	1.4	2.3	3.4	ns
Propagation			85 °C	1.4		3.8	
Delay Time			−30° C	1.4	_	3.9	
	t _{PHL}		25° ℃	1.4	2.3	3.4	ns
		R_L =50 Ω	85° C	1.4	_	3.8	
		RL-5011	−30° C	0.8	_	4.1	
	t _{TLH}		25° ℃	1.5	2.5	4.0	ns
Rise/Fall Time			85° ℃	1.5	_	4.6	
Mse/Tan Time			−30° C	0.8	_	4.1	
	t _{THL}		25° ℃	1.5	2.5	4.0	ns
			85° C	1.5	_	4.6	1

4-wide OR-AND/OR-AND-INVERT Gate

PIN ARRANGEMENT



DC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)

Item	Symbol	Tes	t Condition		min	typ	max	Unit
Supply Current	IEE			25 ℃		20	26	mA
			F input	or°C	-	-	370	
Input Current	ItH	$V_{IH} = -0.810V$	Other inputs	25° ℃	_		265	μΑ
	IIL	$V_{IL} = -1.850 \text{V}$		25 ℃	0.5		_	μΑ
27.7.		$V_{IH} = -0.890 \text{V or } V_{IL} = -0.890 \text{V}$	-1.890V	−30° C	-1.060		-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{V or } V_{IL} = -0.810 \text{V}$	-1.850V	25 ℃	-0.960	_	-0.810	V
Output Voltage		$V_{IH} = -0.700 \text{V}$ or $V_{IL} = -0.700 \text{V}$	85° C	-0.890	_	-0.700		
Output voltage		$V_{IL} = -1.890 \text{V or } \dot{V}_{IH} = -1.890 \text{V}$	-0.890V	−30° C	-1.890		-1.675	
	Vol	$V_{IL} = -1.850 \text{V or } V_{IH} =$	-0.810V	25 ℃	-1.850	_	-1.650	\
		$V_{IL} = -1.825 \text{V or } V_{IH} =$	-0.700V	85° C	-1.825		-1.615	
		$V_{IHA} = -1.205 \text{V}$ or V_{ILA}	=-1.500V	−30° C	-1.080		_	
	VOHA	$V_{IHA} = -1.105$ V or V_{ILA}	=-1.475V	25 ℃	-0.980	_	_	V
Output Threshold	1	V _{IHA} =-1.035V or V _{ILA}	=-1.440V	85 ℃	-0.910	_	_	
Voltage		$V_{ILA} = -1.500$ V or V_{IHA}	=-1.205V	−30° C	_	_	-1.655	
Output Threshold	VOLA	$V_{ILA} = -1.475$ V or V_{IHA}	=-1.105V	25 ℃	-	_	-1.630	\ \ \
		$V_{ILA} = -1.440$ V or V_{IHA}	=-1.035V	85° C	_		-1.595	

TAC CHARACTERISTICS $(V_{EE} = -3.2\text{V}, V_{CC} = +2.0\text{V}, Ta = -30 \sim +85^{\circ}\text{C})$

Item	Symbol	Test Condition		min	typ	max	Unit
			−30° C	1.4	_	3.9	
	tPLH		25 °C	1.4	2.3	3.4	ns
Propagation			85° C	1.4	-	3.8	1
Delay Time			−30° C	1.4	_	3.9	
·	t _{PHL}		25 ℃	1.4	2.3	3.4	ns
		P 500	85° C	1.4	_	3.8	
		$R_L = 50 \Omega$	−30° C	0.9	_	4.1	
	tTLH		25° C	1.1	2.5	4.0	ns
			85° C	1.1	-	4.6	
Rise/Fall Time			−30° C	0.9	_	4.1	
	t _{THL}		25°C	1.1	2.5	4.0	ns
			85 ℃	1.1	— ,	4.6	




Quadruple TTL to ECL Translators

The HD10124 is a quad translator for interfacing data and control signals between a saturated logic section and the ECL section of digital systems. The device has TTL compatible inputs, and ECL complementary open-emitter outputs that allow use as an inverting/noninverting translator or as a differential line driver. When the common strobe input is at the low logic level, it forces all true outputs to a ECL high logic state.


Power supply requirements are ground, +5.0V, and -5.2V. The DC levels are standard or Schottky TTL in, ECL 10K out.

An advantage of this device is that TTL level information can be transmitted differentially, via balanced twisted pair lines, to the ECL equipment, where the signal can be received by any of the ECL receivers or the HD10125 ECL to TTL translator.

MPIN ARRANGEMENT



■CIRCUIT SCHEMATIC




DC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $V_{CC} = +5.0\text{V}$, $T_a = -30 \sim +85^{\circ}\text{C}$)


Item	Symbol	Test Condition	n		min	typ	max	Unit
	I_{EE}			25 °C	_		66	mA
Supply Current	Icch	All inputs=4V		25 ℃	_	_	16	mA
	Iccl	All inputs=0V		25 ℃	_	_	25	mA
	I_{IH}	$V_{IN}=2.4$ V, Other inputs=0.4V	A input	25°C	_	_	50	
		71 2.14, Other inputs—0.44	B input	230	_	_	200	μA
Input Current	I_{IL}	$V_{IN}=0.4V$, Other inputs=4V	A input	25°C	-3.2	_	_	
	-112	777 V.44, Other inputs—44	B input	25 0	-12.8		_	mA
	I_I	$V_{IN}=5.5$ V, Other inputs=0V		25 ℃	_		1	mA
Input Clamp Voltage	V_{IK}	$I_{IN} = -10$ mA, Other inputs open		25 °C	-1.5	_	_	v
		-		−30° C	-1.060	_	-0.890	
	V _{OH}	$V_{IH}=4$ V or $V_{IL}=0.4$ V		25 ℃	-0.960	_	-0.810	v
Output Voltage				85 ℃	-0.890	_	-0.700	İ
1				−30° C	-1.890		-1.675	
	Vo _L	$V_{IH} = 4$ V or $V_{IL} = 0.4$ V		25 °C	-1.850	_	-1.650	v
				85 ℃	-1.825	_	-1.615	
		$V_{IHA} = 2.0 \text{V}$ or $V_{ILA} = 1.10 \text{V}$		−30° C	-1.080		_	
	VOHA	$V_{IHA} = 1.80 \text{V}$ or $V_{ILA} = 1.10 \text{V}$		25 °C	-0.980		_	v
Output Threshold		$V_{IHA} = 1.80 \text{V}$ or $V_{ILA} = 0.90 \text{V}$		85 ℃	-0.910	_	_	
Voltage		$V_{ILA} = 1.10 \text{V or } V_{IHA} = 2.0 \text{V}$		−30 °C	_	_	-1.655	
	V_{OLA}	$V_{ILA} = 1.10 \text{V}$ or $V_{IHA} = 1.80 \text{V}$		25 ℃		_	-1.630	V
		$V_{ILA} = 0.90 \text{V or } V_{IHA} = 1.80 \text{V}$		85 ℃	_	_	-1.595	

TAC CHARACTERISTICS ($V_{EE} = -3.2\text{V}$, $V_{CC} = +7.0\text{V}$, GND = +2.0V, $Ta = -30 \sim +85^{\circ}\text{C}$)

Ite	m	Symbol	Test Condition		min	typ	max	Unit
				−30° C	1.0		6.8	
		t _{PLH}		25 °C	1.5	3.5	6.0	ns
				85 ℃	1.0		6.8	
	In-phase			−30° C	1.0	_	6.8	
		t PH L		25 °C	1.5	3.5	6.0	ns
Propagation				85 °C	1.0		6.8	
Delay Time				−30° C	1.0		6.0	
Delay Time		t _{PLH}		25°C	1.5	3.5	6.0	ns
				85°C	1.5		6.8	<u> </u>
	Out-of-phase		$R_L = 50 \Omega$	−30° C	1.5	_	6.8	
		t _{PHL}		25°C	1.5	3.5	6.0	ns
				85 ℃	1.0	_	6.0	
				−30° C	1.0	_	4.2	
		t _{TLH}		25 °C	1.1	2.5	3.9	ns
				85 °C	1.1		4.3	
Rise/Fall Time				−30° C	1.0		4.2	
		t THL		25 °C	1.1	2.5	3.9	ns
				85 ℃	1.1	_	4.3	

TEST CIRCUIT





Notes)


- 1. 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable.
- 2. Wire length should be <6.35mm (1/4 inch) from TPin to input pin and TPout to output pin.
- pin.
 3. Input Pulse; t_{TLH}=t_{THL}=5.5±0.5ns (10 to 90%)
- Unused outputs connected to a 50Ω resistor to ground.

Quadruple ECL to TTL Translators

The HD10125 is a quad translator for interfacing data and control signals between the ECL section and saturated logic sections of digital systems. The HD10125 incorpolates differential inputs and Schottky TTL "totem pole" outputs. Differential inputs allow for use as an inverting/noninverting translator or as a differential line receiver.

The V_{BB} reference voltage is available on pin 1 for use in single-ended input biasing. The outputs go to a low logic level whenever the inputs are left floating. Power supply requirements are ground, +5V and -5.2V. The HD10125 has a fanout of 10 TTL loads. The DC levels are ECL 10K in and Schottky TTL or standard TTL out. The device has an input common mode noise rejection of $\pm 1.0V$.

PIN ARRANGEMENT



DC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $V_{cc} = +5.0\text{V}$, $T_a = -30 \sim +85^{\circ}\text{C}$)


(Top View)


Item	Symbol	Test Condition		min	typ	max	Uni
	I_{EE}		25°C			40	mA
Supply Current	Icch	$V_{IH} = -0.810 \mathrm{V}$	25°C	+	_	52	
	IccL	$V_{IL} = -1.850 \mathrm{V}$	25°C		+ =	39	mA
Input Current	I_{IH}	$V_{IH} = -0.810 \mathrm{V}$	25°C		+	115	mA
	I_{CBO}	$V_{IN} = -5.2V$	25°C		+ =	1.0	μA
		$V_{IL} = -1.890 \text{V}, I_{OH} = -2 \text{mA}$	-30°C		+	1.0	μA
	V _{OH}	$V_{IL} = -1.850 \text{V}, I_{OH} = -2 \text{mA}$	25°C	2.5	+		┨,,
Output Voltage		$V_{IL} = -1.825 \text{V}, I_{OH} = -2 \text{mA}$	85°C	2.5	 	+	⊣ v
, orango		$V_{IH} = -0.890 \text{V}, I_{OL} = \text{mA}$	_30°C	-	 	0.5	
	V _{OL}	$V_{IH} = -0.810 \text{ V}, I_{OL} = 20 \text{ mA}$	25°C	† <u> </u>		0.5	┨
		$V_{IH} = -0.700 \text{V}, I_{OL} = 20 \text{ mA}$	85°C		_	0.5	↓ v
		$V_{ILA} = -1.500 \text{V}, I_{OH} = -2 \text{mA}$	-30°C	2.5	+	0.5	
	V _{OHA}	$V_{ILA} = -1.475 \text{ V}, I_{OH} = -2 \text{mA}$	25°C	2.5			┨
Output Threshold		$V_{ILA} = -1.440 \text{V}, I_{OH} = -2 \text{mA}$	85°C	2.5			Į v
Voltage		$V_{IHA} = -1.205 \text{ V}, I_{OL} = 20 \text{ mA}$	-30°C			1 -	
	VOLA	$V_{IHA} = -1.105 \text{V}, I_{OL} = 20 \text{ mA}$	25°C		 	0.5	
		$V_{IHA} = -1.035 \text{ V}, I_{OL} = 20 \text{ mA}$	85°C			0.5	V
			-30°C	_	<u> </u>	0.5	
	Vol Si	$V_{IN} = V_{EE}$, $I_{OL} = 20 \text{mA}$	25°C			0.5	
Indeterminate Input			85°C		 	0.5	V
Protection Test			-30°C			0.5	
	Volsz	$I_{OL} = 20 \text{mA}$	25°C		_	0.5	
						0.5	V
Output Short-circuit Current	Ios	A input = -1.850 V, B input = V_{BB}	85°C			0.5	
		A input = -1.890 V, B input = V_{BB}	25°C	40		100	mA
Reference Voltage	V_{BB}	A input = -1.850 V, B input = V_{BB}	-30°C	-1.420		-1.280	
		A input = -1.825 V, B input = V_{BB}	25°C	-1.350		-1.230	V
		A input = -0.890 V or -2.890 V,	85 ℃	-1.295		-1.150	
		B input = $+0.110$ V or -1.890 V, $I_{OH} = -2$ mA	-30°C	2.5		_	
	V_{OH}	A input = -0.850 V or -2.850 V.					
		B input = $+0.190$ V or -1.810 V, $I_{OH} = -2$ mA	25 ℃	2.5	-	-	v
Common Mode		A input = -0.825 V or -2.825 V,	85 ℃	0.5			
lejection Test		B input = $+0.300$ V or -1.700 V, $I_{OH} = -2$ mA	83 C	2.5	-	-	
,		A input = $+0.110$ V or -1.890 V, B input = -0.890 V or -2.890 V, $I_{OL} = 20$ mA	− 30° C		_	0.5	
	1	A input = $+0.190$ V or -1.810 V,				0.5	
	Vol	B input = -0.850 V or -2.850 V, $I_{0L} = 20$ mA	25 ℃	-		0.5	v
	I	A input=+0.300V or -1.700V.					•
		B input = -0.825 V or -2.825 V, $I_{0L} = 20$ mA	85 ℃	-	-	0.5	

EAC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $V_{CC} = +5.0\text{V}$, $T_a = -30 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
Item	Dy most		−30° C	1.0	-	6.0	
	tplH		25°C	1.0	4.5	6.0	ns
Propagation	I TPLE		85° C	1.0	-	6.0	
Delay Time			−30° C	1.0		6.0	
Delay Time	tpHL		25 ℃	1.0	4.5	6.0	ns
		$R_L = 280 \Omega$,	85° C	1.0	- "	6.0	
		$C_L = 25 \mathrm{pF}$	−30° C	_	_	3.3	
	t _{TLH}		25 °C	_	_	3.3	ns
	l III		85° C	_	_	3.3	
Rise/Fall Time			−30° C	_	-	3.3	
	t _{THL}		25°C	_	_	3.3	n:
	11112		85° C	_	_	3.3	

TEST CIRCUIT





Notes)


- 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable.
 While locate the solid to 8.05 mm (1/4 inch) from
- 2. Wire length should be 6.35mm (1/4 inch) from
- vire length should be 0.35min (1/4 life) from TPin to input pin and TPout to output pin.
 C₁=25pF, including test fixture.
 For single-ended input testing, one input from each gate must be tied to V_{BB} (pin 1).

Dual D-type Latches

The HD10130 is a clocked dual D-type latch. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking function. If the common clock is to be used to clock the latch, the clock enable $\overline{(CE)}$ inputs must be in the low state. In this mode the enable inputs perform the function of controlling the common clock $\overline{(C)}$. Any change at the D input will be reflected at the

output while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state a change in the information present at the data inputs will not affect the output information. The set and reset inputs for not override the clock and D inputs. They are effective only when either \overline{C} or \overline{CE} or both are high.

MPIN ARRANGEMENT




FUNCTION TABLE

D	C	C _E	Q _{n+1}
L	L	L	L
Н	L	L	Н
×	L	Н	Q _n
×	Н	L	Q _n
×	Н	Н	Q _n

× : Don't care.

ECIRCUIT SCHEMATIC




DC CHARACTERISTICS ($V_{EE} = -5.2 \text{V}$, $Ta = -30 \sim +85 ^{\circ}\text{C}$)


Item	Symbol	Test Cond	lition		min	typ	max	Unit
Supply Current	IEE			25 ℃	_	30	35	mA
- Capper			CE		_		220	
		$V_{IH} = -0.810 \text{V}$	$\overline{\overline{\mathbf{C}}}$	0.500	_	_	265	μΑ
Input Current	IIн		R, S, C	25 ℃		_	285	με
•		$V_{IH} = -0.810 \text{V}, \ \overline{\text{C}} = -1.850 \text{V}$	D, S				285	
	IIL	$V_{IL} = -1.850 \text{V}$	1	25 °Ć	_	_	0.5	μΑ
		S=-0.890V		−30° C	-1.060		-0.890	
	V _{OH}	S=-0.810V		25 ℃	-0.960		-0.810	'
		S=-0.700V		85 ℃	-0.890	_	-0.700	
Output Voltage		R=-0.890V		−30° C	-1.890	_	-1.675	
	Vol	R=-0.810V		25 ℃	-1.850	_	-1.650	\
		R=-0.700V		85 ℃	-1.825	_	-1.615	
		$\overline{C} = -1.890V$, $D = -1.205V$		−30° C	-1.080	_		
	VOHA	$\overline{C} = -1.850V$, $D = -1.105V$		25 ℃	-0.980			١ ا
Output Threshold		$\overline{C} = -1.825V$, $D = -1.035V$		85° ℃	-0.910			
Voltage		$\overline{C} = -1.890V$		−30° C	_	_	-1.655	
	VOLA	$\overline{C} = -1.850V$		25 ℃	-	_	-1.630	١ ا
		$\overline{C} = -1.825V$		85° C		_	-1.595	


TAC CHARACTERISTICS ($V_{EE} = -3.2 \text{V}$, $V_{CC} = +2.0 \text{V}$, $Ta = -30 \sim +85 ^{\circ}\text{C}$)

Symbol	Input	Output	Test Condition	1	min	typ	max	Unit
-				−30° C	1.0	_	3.6	
t _{PLH}				25 ℃	1.0	2.5	3.5	ns
				85 ℃	1.0		3.8	
	D	Q, Q		−30° C	1.0		3.6	
t PH L				25 ℃	1.0	2.5	3.5	ns
				85 ℃	1.0		3.8	
				−30° C	1.0		3.6	
to:H				25 ℃	1.0	2.7	3.5	ns
1,2				85 °C	1.1		3.9	
	S, R	Q, Q		−30° C	1.0		3.6	
tour				25 ℃	1.0	2.7	3.5	ns
1				85° ℃	1.1		3.9	
			$R_L = 50 \Omega$	−30° C	1.0	_	4.3	
toru				25 °C	1.0	_	4.0	ns
.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		_		85 ℃	1.0	_	4.1	
	CE	Q, \overline{Q}		−30° C	1.0	_	4.3	
tour				25 ℃	1.0	_	4.0	ns
1				85° C	1.0		4.1	1
-				− 30° C	1.0		3.6	
t 7.1 W				25°C	1.1	2.7	3.5	ns
112"				85° C	1.1		3.8	
	D	Q, \overline{Q}		−30° C	1.0	_	3.6	
trus				25°C	1.1	2.7	3.5	ns
1 1772				85 ℃	1.1	-	3.8	1
·	+	_		25°C		<u> </u>	2.5	ns
t _h	\overline{CE} , D	Q, Q		25°C	_		1.5	ns
	tplh tphl tphl tphl tphl tphl tphl tphl trhl	t _{PLH} D t _{PHL} t _{PLH} S, R t _{PHL} T _{PHL} T _{TLH} D t _{THL} D	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	t_{PLH} t_{PLH} D Q, \overline{Q} t_{PHL} t_{PLH} S, R Q, \overline{Q} t_{PHL} S, R Q, \overline{Q} t_{PHL} T_{PLH} \overline{CE} Q, \overline{Q} t_{PHL} \overline{CE} Q, \overline{Q} T_{PHL} \overline{CE} Q, \overline{Q} T_{PHL} $T_$	$t_{PLH} = \begin{bmatrix} I_{PLH} & I_$	$t_{PLH} \\ t_{PLH} \\ D Q, \overline{Q} \\ t_{PHL} \\ t_{PHL} \\ E \\ D Q, \overline{Q} \\ t_{PHL} \\ E \\ E \\ D Q, \overline{Q} \\ E \\ E_{PHL} \\ E \\ $

ETEST CIRCUIT







Notes)


- 1. 50Ω termination to ground located in each scope channel input. All input and output cables to scope are equal lengths of 50Ω coaxial cable.
- 2. Wire length should be <6.35mm (1/4 inch) from TPin to input pin and TPout to output pin.
- t_{su} is the minimum time before the positive transition of the clock pulse that information must be present at the data,
- 4. th is the minimum time after the positive transition of the clock pulse that information must remain unchanged at the data.

Dual D-type Master-Slave Flip Flops

The HD10131 is a dual master-slave type D flip-flop. Asynchronous Set(S) and Reset(R) override $Clock(C_C)$ and \overline{Clock} Enable(\overline{CE}) inputs. Each flip-flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip-flop, the \overline{Clock} Enable inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data(D) input will not affect the output information at any other time due to master-slave construction.

PIN ARRANGEMENT



EFUNCTION TABLE

• R-S

R	s	Q _{n+1}	$\overline{\mathbf{Q}}_{n+1}$
L	L	Q _n	$\overline{\mathbf{Q}}_n$
L	Н	Н	L
Н	L	L	Н
Н	Н	×	×

^{× :} Not Defined.


Clock

С	D	Q _{n+1}
L	×	Q _n
Ť	L	Ĺ
†	Н	Н

Notes) 1. Don't Care

C=CE+C_C
 A ↑ is a clock transition from a low to a high-state.

ECIRCUIT SCHEMATIC



EDC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)


Item	Symbol	Test Condition	1		min	typ	max	Unit	
Supply Current	I_{EE}			25 °C	_	45	56	mA	
			R, S			_	330		
	III	$V_{IH} = -0.810 \text{V}$	CE	05°0	_	_	220	1 .	
Input Current	1	7.7m 0.010 V	D	25 ℃	_	_	245	μA	
			Cc		_		265	1	
	IIL	$V_{IL} = -1.850 \mathrm{V}$	25 ℃	0.5	_	_	μA		
	V _{OH}	$V_{IH} = -0.890 \text{V}$ or $V_{IL} = -1.890 \text{V}$		−30° C	-1.060	_	-0.890		
		$V_{IH} = -0.810 \text{V}$ or $V_{IL} = -1.850 \text{V}$	25 ℃	-0.960	_	-0.810	v		
Output Voltage		$V_{IH} = -0.700 \text{V}$ or $V_{IL} = -1.825 \text{V}$		85 ℃	-0.890	_	-0.700	1	
		$V_{IL} = -1.890 \text{V}$ or $V_{IH} = -0.890 \text{V}$	`	−30° C	-1.890	_	-1.675		
	V _{OL}	$V_{IL} = -1.850 \text{V}$ or $V_{IH} = -0.810 \text{V}$	25° ℃	-1.850	_	-1.650	v		
		$V_{IL} = -1.825 \text{V}$ or $V_{IH} = -0.700 \text{V}$		85 ℃	-1.825	_	-1.615		
		$V_{IHA} = -1.205 \text{V}$ or $V_{ILA} = -1.500 \text{V}$		−30° C	-1.080	_	_		
	VOHA	$V_{IHA} = -1.105 \text{V}$ or $V_{ILA} = -1.475 \text{V}$		25 ℃	-0.980	_	_	v	
Output Threshold		$V_{IHA} = -1.035 \text{V}$ or $V_{ILA} = -1.440 \text{V}$		85° C	-0.910				
Voltage		$V_{ILA} = -1.500 \text{V}$ or $V_{IHA} = -1.205 \text{V}$		−30 °C	_		-1.655		
	VOLA	$V_{ILA} = -1.475 \text{V}$ or $V_{IHA} = -1.105 \text{V}$		25 °C	_	_	-1.630	v	
		$V_{ILA} = -1.440 \text{V}$ or $V_{IHA} = -1.035 \text{V}$		85 ℃	_		-1.595		

$\blacksquare \text{AC CHARACTERISTICS } (\textit{V}_{\textit{EE}} = -3.2\text{V}, \textit{V}_{\textit{CC}} = +2.0\text{V}, \textit{Ta} = -30 \sim +85^{\circ}\text{C})$


Item	Symbol	Input	Output	Test Condition	min	typ	max	Uni
				_	-30°C 1.4	_	4.6	
	t _{PLH}				25°C 1.5	3.0	4.5	n
		$C_{C}, \overline{C_{E}}$	Q, \overline{Q}		85°C 1.5		5.0	
		CC, CE	\ \ \alpha		-30°C 1.4		4.6	
	t_{PHL}				25°C 1.5	3.0	4.5	n
Propagation					85°C 1.5	_	5.0	
Delay Time					30°C 1.1	_	4.4	
	t_{PLH}				25°C 1.2	2.8	4.3	1
		R, S	Q, \overline{Q}		85°C 1.2		4.8	1
		IN, 3	w, w		30°C 1.1	_	4.4	
	t _{PHL}				25°C 1.2	2.8	4.3	1 ,
				$R_L = 50\Omega$	85°C 1.2	_	4.8	1
					30°C 1.0	_	4.6	
	t _{TLH}				25°C 1.1	2.5	4.5	1.
Rise/Fall Time		$C_c, \overline{C_E}$	$Q, \ \overline{Q}$		85°C 1.1	_	4.9	1
7 me		Cc, CE	α, α	-:	30°C 1.0	_	4.6	
	t _{THL}				25°C 1.1	2.5	4.5	ı
					85°C 1.1	_	4.9	1
Setup Time	t su	$\overline{C_E}$, D	0 0		25°C —	_	2.5	n
Hold Time	t _h	CE, D	Q, \overline{Q}	2	25°C —	_	1.5	n
Max. Toggle				-8	30°C 125			
Frequency	, r	CE	Q, Q	2	25°C 125	160		мн
rrequency				8	85°C 125		_	


MAC CHARACTERISTIC TEST CIRCUITS


1. Toggle Frequency



2. Switching Time







Notes)

- 1. 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable.
- Wire length should be <6,35mm (1/4 inch) from TPin to input pin and TPout to output pin.
- 3. t_{su} is the minimum time before the positive transition of the clock pulse that information must be present at the data.
- 4. th is the minimum time after the positive transition unchanged at the data.



Dual Multiplexers (with Latch and common Reset)


The HD10132 is a dual multiplexer with clocked D type latches. It incorporates common data select and reset inputs. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for a clocking function. If the common clock is to used to clock the latch, the clock enable (CE) inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock(CC). The data select(A) input determines which data input is enabled. A high(H)

level enables data inputs D12 and D22 and a low(L) level enables data inputs D11 and D21.

Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state a change in the information present at the data inputs will not affect the output information.

The reset input is enabled when the clock is in the high state and disabled when the clock is in the high state, and disabled when the clock is low.

MPIN ARRANGEMENT



MIFUNCTION TABLE

R	D	Cc	C _E	Q_{n+1}
×	L	L.	L	L
L	L	L	Н	Q,
L	L	Н	L	Q _n
L	L	Н	Н	Q _n
×	Н	L	L	Н
L	Н	L	Н	Q _n
L	Н	Н	L	Qո
L	Н	Н	Н	Q _n
Н	×	×	Н	L

Notes) 1. Don't care.

2. $D_n = (\overline{A} \cdot D_{n_1}) + (A \cdot D_{n_2})$


EDC CHARACTERISTICS ($V_{EE} = -5.2 \text{V}$, $Ta = -30 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Test Cond	ition		min	typ	max	Unit
Supply Current	I_{EE}				_	44	55	mA
			D, Cc		_		290	
Input Current	I _{IH}	$V_{IH} = -0.810 \text{V}$	R	25 ℃	_	_	390	μA
input current			$\overline{C_E}$, A		_	_	265	
	IIL	$V_{IL} = -1.850 \text{V}$		25°C	0.5		_	μA
		$V_{IH} = -0.890 \text{V or } V_{IL} = -1.890$	V	−30° C	-1.060		-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{V or } V_{IL} = -1.850$	25 ℃	-0.960		-0.810	v	
Output Voltage		$V_{IH} = -0.700 \text{V or } V_{IL} = -1.825$	$V_{IH} = -0.700 \text{V}$ or $V_{IL} = -1.825 \text{V}$			_	-0.700	
output voltage	Vol	$V_{IL} = -1.890 \text{V or } V_{IH} = -0.890$	−30° C	-1.890	_	-1.675	v	
		$V_{IL} = -1.850 \text{V or } V_{IH} = -0.810$	25 °C	-1.850	_	-1.650		
		$V_{IL} = -1.825 \text{V or } V_{IH} = -0.700$	85°C −1	-1.825		-1.615		
		$V_{IHA} = -1.205 \text{V or } V_{ILA} = -1.5$	$V_{IHA} = -1.205 \text{V}$ or $V_{ILA} = -1.500 \text{V}$					
	VOHA	$V_{IHA} = -1.105 \text{V or } V_{ILA} = -1.4$	75 V	25°C	-0.980	_	_	v
Output Threshold		$V_{IHA} = -1.035 \text{V or } V_{ILA} = -1.4$	40V	85° C	-0.910		_	!
Voltage		$V_{ILA} = -1.500$ V or $V_{IHA} = -1.205$ V		−30° C	_		-1.655	
	VOLA	$V_{ILA} = -1.475 \text{V}$ or $V_{IHA} = -1.105 \text{V}$		25 ℃	-		-1.630	v
		$V_{ILA} = -1.440 \text{V or } V_{IHA} = -1.0$	35V	85° C	_	_	-1.595	


EAC CHARACTERISTICS ($V_{EE} = -3.2\text{V}$, $V_{cc} = +2.0\text{V}$, $T_a = 25^{\circ}\text{C}$)

Item	Symbol	Input.	Output	Test Condition	min	typ	max	Unit
	tPLH		_		1.0	_	3.3	ns
	tPHL	D	Q, Q		1.0	_	3.3	ns
	tplH		_		1.0	- 1	3.8	ns
Propagation	t _{PHL}	R	Q, Q		1.0	_	3.8	ns
Delay Time	tplh			$R_L = 50 \Omega$	1.0	_	5.7	ns
	tPHL	Cc	Q, Q		1.0	-	5.7	ns
	t _{PLH}		Q, Q		1.0	_	4.6	ns
	tPHL	A			1.0	_	4.6	ns
		D			_		2.5	
Setup Time	t su	A	Q, Q		_	_	3.5	ns
			D Q, Q		_	_	1.5	
Hold Time	t _h	A			_	_	1.0	ns
Rise/Fall Time t_{TLH}		D Q, Q		1.5	_	3.5	ns	
	D			1.5	_	3.5	ns	

SWITCHING TIME TEST CIRCUIT



- Notes)
- 1. 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable.
- Wire length should be <6.35mm (1/4 inch) from TPin to input pin and TPout to output pin.
- 3. Unused outputs connected to a 50Ω resistor to ground.
- t_{su} is the minimum time before the positive transition of the clock pulse that information must be present at the data.
- 5. the is the minimum time after the positive transition of the clock pulse that information must remain unchanged at the data.




+0.31V

Quadruple Latches

The HD10133 is a high speed, low power quad latch consisting of four bistable latch circuits with D type inputs and gated Q outputs, allowing direct wiring to a bus. When the clock is high, outputs will follow D inputs. Information is latched on the

negative going transition of the clock. The outputs are gated when the output enable $\overline{(G)}$ is low. All four latches may be clocked at one time with the common clock(C_C), or each half may be clocked separately with its clock enable $\overline{(CE)}$.

PIN ARRANGEMENT



■FUNCTION TABLE

G	С	D	Q_{n+1}
Н	×	×	L
L	L	×	Q _n
L	Н	L	L
L	Н	Н	Н

Notes) \times : Don't care. $C = C_c + \overline{C_\epsilon}$


EDC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Condit	Test Condition					
Supply Current	I_{EE}						75	mA
			D		_	_	245	
Input Current	I _{IH}	$V_{IH} = -0.810V$	C _E	25℃	_	_	265	μA
-			G, Cc		_	_	350	
	I_{IL}	$V_{IL} = -1.850 \mathrm{V}$		25℃	0.5	_	_	μΑ
		$V_{IH} = -0.890 \text{V or } V_{IL} = -1.890$	$V_{IH} = -0.890 \text{V or } V_{IL} = -1.890 \text{V}$			-	-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{V or } V_{IL} = -1.850$	25℃	-0.960	_	-0.810	v	
Output Voltage		$V_{IH} = -0.700 \text{V or } V_{IL} = -1.825$	V	85℃	-0.890	_	-0.700	
	V_{OL}	$V_{IL} = -1.890 \text{V or } V_{IH} = -0.890$	−30℃	-1.890	_	-1.675		
		$V_{IL} = -1.850 \text{V or } V_{IH} = -0.810$	25℃	-1.850		-1.650	v	
		$V_{IL} = -1.825 \text{V or } V_{IH} = -0.700$	85℃	-1.825		-1.615		
		$V_{IHA} = -1.205 \text{V or } V_{ILA} = -1.50$	$V_{IHA} = -1.205 \text{V}$ or $V_{ILA} = -1.500 \text{V}$		-1.080	_	_	
	VOHA	$V_{IHA} = -1.105 \text{V or } V_{ILA} = -1.47$	'5V	25℃	-0.980		_	v
Output Threshold		$V_{IHA} = -1.035$ V or $V_{ILA} = -1.44$	0V	85℃	-0.910		_	
Voltage		$V_{ILA} = -1.500 \text{V}$ or $V_{IHA} = -1.20$	5V	−30℃	_	_	-1.655	
	VOLA	$V_{ILA} = -1.475 \text{V or } V_{IHA} = -1.10$	25℃	95°C — — —	_	-1.630	v	
		$V_{ILA} = -1.440 \text{V or } V_{IHA} = -1.03$	85℃	_		-1.595		

MAC CHARACTERISTICS	$(V_{EE} = -3.2 \text{V},$	$V_{cc} = +2.0 \text{V},$	$T_a = -30 \sim +85^{\circ}C$
----------------------------	----------------------------	---------------------------	-------------------------------


Item	Symbol	Input	Output	Test Condition		min	typ	max	Unit
			7		-30℃	1.0	_	5.6	
	t _{PLH}				25℃	1.0	_	5.4	ns
		· ·	_		85℃	1.1	_	5.9	
		D	Q		-30℃	1.0		5.6	
	tPHL				25℃	1.0	_	5.4	ns
				,	85℃	1.1	_	5.9	
					-30℃	1.0	_	5.4	
	t _{PLH}	1.5			25℃	1.0	_	5.4	ns
Propagation					85℃	1.2	_	6.0	
		CE	C _E Q		-30℃	1.0		5.4	
Delay Time	tpHL	t _{PHL}			25℃	1.0	_	5.4	ns
				$R_L = 50\Omega$	85℃	1.2	_	6.0	
					-30℃	1.0	_	3.2	
	tplh				25℃	1.0	_	3.1	ns
		_	1		85℃	1.0	_	3.4	
		G	Q		-30℃	1.0	_	3.2	
	t _{PHL}				25℃	1.0	_	3.1	ns
					85℃	1.0	_	3.4]
					-30℃	1.0	_	3.6	
	tTLH				25℃	1.1	_	3.5	ns
	1.2				85℃	1.1	_	3.8	1
Rise/Fall Time		D	Q		-30℃	1.0	_	3.6	
	t THI	t _{THL}			25℃	1.1	_	3.5	ns
	I THL				85℃	1.1	_	3.8	
Setup Time	t su				25℃	_	_	2.5	ns
Hold Time	t _h	D	Q		25℃	_	_	1.5	ns

SWITCHING TIME TEST CIRCUIT



Notes)

- SOΩ termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable.
 Wire length should be <6.35mm (1/4 inch) from TPin to input pin and TPout to output pin.
 Unused outputs connected to a 50Ω resistor to a sound.
- ground.



- 4. $t_{\rm SU}$ is the minimum time before the positive transition of the clock pulse that information must be preset at
- 5. th is the minimum time after the positive transition of the clock pulse that information must remain unchanged at the data.


Dual Multiplexers with Latch

The HD10134 is a dual multiplexer with clocked D type latches. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking function. If the common clock is to be used to clock the latch, the clock enable $\overline{(CE)}$ inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock(\overline{CC}).

The data select inputs determine which data input is enabled. A high (H) level on the A0 input enables

data input D12 and a low(L) level on the A0 input enables data input D11. A high(H) level on the A1 input enables data input D22 and a low(L) level on the A1 input enables data input D21. Any change on the data input will be reflected at the outputs while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information.

MPIN ARRANGEMENT



MFUNCTION TABLE

• c	A ₀	D11	D ₁₂	Q n+1
L	L	L	×	L
L	L	Н	×	Н
L	Н	×	L	L
L	Н	×	Н	Н
Н	×	×	×	Q,


Notes) \times : Don't care. $C = \overline{C}_E + C_C$

EDC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Condition			min	typ	max	Unit	
Supply Current	IEE	2		25℃	_	_	55	mA	
Input Current	I _{IH}	$V_{IH}=-0.810\mathrm{V}$	D, Cc	25℃ —	_	_	290	μA	
			A, C _E		_	_	265		
	IIL	$V_{IL} = -1.850 \text{V}$		25℃	0.5	_	_	μA	
Output Voltage	Von	$V_{IH} = -0.890 \text{V} \text{ or } V_{IL} = -1.890 \text{V}$		-30℃	-1.060	_	0.890		
		$V_{IH} = -0.810 \text{V or } V_{IL} = -1.850 \text{V}$		25℃	-0.960		-0.810	v	
		$V_{IH} = -0.700 \text{V or } V_{IL} = -1.825 \text{V}$		85℃	-0.890	_	-0.700		
	Vol	$V_{IL} = -1.890 \text{V}$ or $V_{IH} = -0.890 \text{V}$.890V −30°C −1.890 − −1.		-1.675				
		$V_{IL} = -1.850 \text{V}$ or $V_{IH} = -0.810 \text{V}$		25℃	-1.850	_	-1.650	v	
		$V_{IL} = -1.825 \text{V}$ or $V_{IH} = -0.700 \text{V}$		85℃	-1.825		-1.615		
Output Threshold Voltage	Vона	$V_{IHA} = -1.205 \text{V}$ or $V_{ILA} = -1.500 \text{V}$		-30℃	-1.080	_		v	
		$V_{IHA} = -1.105 \text{V} \text{ or } V_{ILA} = -1.475 \text{V}$		25℃	-0.980	_	_		
		$I_{IHA} = -1.035$ V or $V_{ILA} = -1.440$ V 85°C -0.910			_				
	VOLA	$V_{ILA} = -1.500 \text{V}$ or $V_{IHA} = -1.205$	v	-30℃	_	_	-1.655		
		$V_{ILA} = -1.475 \text{V}$ or $V_{IHA} = -1.105 \text{V}$		25℃	_		-1.630	v	
		$V_{ILA} = -1.440$ V or $V_{IHA} = -1.035$	V	85℃	_	_	-1.595	1	


MAC CHARACTERISTICS	$(V_{EE} = -3.2 \text{V},$	$V_{cc} = +2.0 \text{V},$	$Ta = 25^{\circ}C$
---------------------	----------------------------	---------------------------	--------------------

Item	Symbol	Input	Output	Test Condition	min	typ	max	Unit
	tplh		_		1.0	_	3.3	ns
	t _{PHL}	D	Q, Q		1.0	_	3.3	ns
Propagation	t _{PLH}				1.0	_	5.7	ns
Delay Time	tphl	CE	Q, Q		1.0	_	5.7	ns
2010,	tplH				1.0	_	4.6	ns
	tpHL	A	Q, Q		1.0	<u>-</u>	4.6	ns
	1	D	Q, <u>Q</u>	$R_L = 50\Omega$	_	_	2.5	
Setup Time	t _m	A	Q, Q		_	_	3.5	ns
		D	Q, Q		_	_	1.5	
Hold Time	t _A	A	Q, Q		_	_	1.0	ns
	tTLH				1.5	_	3.5	ns
Rise/Fall Time	t _{THL}	D	Q, Q		1.5		3.5	ns





- 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable.
- 2. Wire length should be <6.35mm (1/4 inch) from TPin to input pin and TPout to output pin.
- pin. 3. Unused outputs connected to a 50Ω resistor to ground.
- t_{SU} is the minimum time before the positive transition of the clock pulse that information must be present at the data.
- th is the minimum time after the positive transition of the clock pulse that information must remain unchanged at the data.



Universal Hexadecimal Counter

The HD10136 is a high speed synchronous counter that can count up, count down, preset, or stop count at frequencies exceeding 100MHz. The flexibility of this device allows the designer to use one basic counter for most applications, and the synchronous counter feature makes the HD10136 suitable for either computers or instrumentation.

Three control lines (S1, S2, and Carry In) determine the operation mode of the counter. Lines S1 and S2 determine one of four operations; preset (program), increment (count up), decrement (count down), or hold (stop count). Note that in the preset mode a clock pulse is necessary to load the counter, and the information present on the data inputs(D0, D1, D2, and D3) will be entered into the counter. Carry Out goes low on the terminal count, or when the counter is being preset.

This device is not designed for use with gated clocks. Control is via S1 and S2.


ETRUTH TABLE

			Inp	outs				Outputs				
S1	S2	D ₀	\mathbf{D}_1	D2	D_3	Cin	С	Q ₀	Q ₁	Q_2	Q ₃	Cout
L	L	L	L	Н	Н	×	t	L	L	Н	Н	L
L	Н	×	X-	×	×	L	t	Н	L	Н	Н	Н
L	Н	×	×	×	×	L	t	L	Н	Н	Н	Н
L	Н	×	×	×	×	L	†	Н	Н	Н	Н	L
L	Н	×	×	×	×	Н	L	Н	Н	Н	Н	Н
L	Н	×	×	×	×	Н	†	Н	Н	Н	Н	Н
Н	Н	×	×	· ×	×	×	†	Н	Н	Н	Н	Н
L	L	Н	Н	L	L	×	1	Н	Н	L	L	L
Н	L	×	×	×	×	L	t	L	Н	L	L	Н
Н	L	×	×	×	×	L	1	Н	L	L	L	Н
Н	L	×	×	×	×	L	t	L	L	L	L	L
Н	L	×	×	×	×	L	†	Н	Н	Н	Н	Н


Notes) 1. × : Don't care.

MIFUNCTION SELECT TABLE

Sı	S2	Operating Mode
L	L	Preset (Program)
L	Н	Increment (Count Up)
Н	L	Decrement (Count Down)
Н	Н	Hold (Stop Count)



^{2.} At is defined as a clock input transition from a low to a high logic level.





DDC CHARACTERISTICS ($V_{EE} = -5.2 \text{V}$, $Ta = -30 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Test Condit	ion		min	typ	max	Unit
				25℃	_	120	150	m A
Supply Current	IEE		D		_	_	220	
			Sı		_	_	265	4
I Comment	I _{IH}	$V_{IH}=-0.810V$	S ₁ , Cin	25℃	_	_	245	μΑ
Input Current			С		_	_	290	
	IIL	$V_{tt} = -1.850V$	25℃	0.5	_	_	μΑ	
	172	$V_{IH} = -0.890 \text{V or } V_{IL} = -1.890$	V	-30℃	-1.060	_	-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{V or } V_{IL} = -1.850$		25℃	-0.960	_	-0.810	١
		$V_{IH} = -0.700 \text{V or } V_{IL} = -1.825$		85℃	-0.890	_	-0.700	
Output Voltage		$V_{IL} = -1.890 \text{V or } V_{IH} = -0.890$	-30℃	-1.890	_	-1.675		
	Vol	$V_{IL} = -1.850 \text{V or } V_{IH} = -0.810$	25℃	-1.850	_	-1.650	\	
	102	$V_{IL} = -1.825 \text{V or } V_{IH} = -0.700$	85℃	-1.825	_	-1.615		
		$V_{IHA} = -1.205 \text{V or } V_{ILA} = -1.5$	000V	-30℃	-1.080	_		
	VOHA	$V_{IHA} = -1.105 \text{V or } V_{ILA} = -1.4$	175 V	25℃	-0.980			,
Output Threshold		$V_{IHA} = -1.035 \text{V or } V_{ILA} = -1.4$		85℃	-0.910	_	_	
Output Threshold Voltage		$V_{ILA} = -1.500 \text{V} \text{ or } V_{IHA} = -1.500 \text{V}$		-30℃	_		-1.655	
VOILUBO	VOLA	$V_{ILA} = -1.475 \text{V or } V_{IHA} = -1.$		25℃	_	_	-1.630	
		$V_{ILA} = -1.440 \text{V or } V_{IHA} = -1.6$		85℃	_	_	-1.595	

 $\blacksquare AC \ CHARACTERISTICS \ (\textit{V}_{\textit{EE}} = -3.2 \text{V}, \ \textit{V}_{\textit{CC}} = +2.0 \text{V}, \ \textit{Ta} = -30 \sim +85 ^{\circ}\text{C})$


I	tem	Symbol	Input	Output	Test Condition		min	typ	max	¥7
						_30℃	.0.8	- сур	4.8	Unit
		t _{PLH}				25℃	1.0	3.3		
		ļ						3.3	4.5	ns
			- c	Q		85℃	1.4		5.0	
		t _{PHL}		1		-30℃	0.8		4.8	4
		1				25℃	1.0	3.3	4.5	ns
				—	-	85°C	1.4		5.0	
		t _{PLH}				-30℃	2.0		10.9	_
Propa	gation					25℃	2.5	7.0	10.5	ns
Delay		ļ	⊢ c	Cout		85℃	2.4		11.5	
Delay	1 ime					-30℃	2.0		10.9	
		t _{PHL}				25℃	2.5	7.0	10.5	ns
			+	-	1	85℃	2.4	_	11.5	
						-30℃	1.6	_	7.4	
		t _{PLH}				25℃	1.6	5.0	6.9	ns
			Cin	Cout		85℃	1.9	_	7.5	7
			1			-30℃	1.6	_	7.4	
		tphl				25℃	1.6	5.0	6.9	ns
	-					85℃	1.9	_	7.5	1
		t _{su(H)}	D, C	Q			_	_	3.5	ns
		tou(L)		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \					3.5	ns
Setup	Time		S ₁ , C	Q		0500	_	_	7.5	
•		t _m	S2, C	Q		25℃	_		7.5	1
			Cin, C	Q			_		3.7	ns
			C, Cin	Q	D 500				$\frac{-1.0}{-1.0}$	1
•		th (H)	C, D	0	$R_L = 50\Omega$		_		-0.3	ns
		tA (L)	C, D	Q					-0.3	ns
Hold '	Time		C, S ₁	Q			_		-2.5	115
			C, S ₂	Q		25℃			-2.5	ł
		t,	C, Cin	Q				_	-1.6	ns
			Cin, C	Q				_	3.1	
					ŀ	-30℃	125		3.1	
	Count				ļ	25℃	125	150	_	
Count	Up	,			<u> </u>	85℃	125			
Frequency	0 .	fcount	С	Q		-30℃	125	_		MHz
	Count					25℃	125			
	Down				-	85℃	125	150		
					-	-30℃	0.9			
			С	Cout		25℃			3.3	
D	_				-	85℃	1.1	2.0	3.3	
Rise 7	ime	t _{TLH}			-		1.1		3.5	ns
			С	Q	-	-30℃	0.9		3.3	
			Ĭ	*	-	25℃	1.1	2.0	3.3	
					-	85℃	1.1		3.5	
			c	Carri	-	-30℃	0.9		3.3	
			١	Cout	L	25℃	1.1	2.0	3.3	
Fall Ti	ime	t _{THL}			_	85℃	1.1		3.5	
		1				-30℃	0.9		3.3	ns
			c	Q		25℃	1.1	2.0	3.3	
						85℃	1.1	_	3.5	





Notes)

- 1. 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable.
- Wire length should be <6.35mm (1/4 inch) from TPin to input pin and TPout to output pin.
- 3. Unused outputs connected to a 50Ω resistor to ground.
- t_{su} is the minimum time before the positive transition of the clock pulse that information must present at the data.
- t_h is the minimum time after the positive transition of the clock pulse that information must remain unchanged at the data.



- (a) is the minimum time to wait after the count has been enabled to clock it.
- (b) is the minimum time before the counter has been disabled that it may be clocked.
- (c) is the minimum time before the counter is enabled that a clock pulse may be applied with no effect on the state of the counter.
- (d) is the minimum time to wait after the counter is disabled that a clock pulse may be applied with no effect in the state of the counter.
- 5. (b) and (c) may be negative numbers.


64-bit Register File

The HD10145 is a 16 word x 4-bit RAM. Bit selection is achieved by means of a 4-bit address A0 through A3. The active-low chip select allows memory expansion up to 32 words. The fast chip select access time allows memory expansion without affecting system performance. The operating mode of the RAM($\overline{\text{CE}}$ input low) is controlled by

the \overline{WE} input. With \overline{WE} low the chip is in the write mode- the output is low and the data present at Dn is stored at the selected address.

With \overline{WE} high the chip is in the read mode- The data state at the selected memory location is presented non-inverted at On.

MPIN ARRANGEMENT



IFUNCTION TABLE

Mode		Output		
Wode	CE	WE	D	Q
Write "L"	L	L	L	L
Write "H"	L	L	Н	L
Read	L	Н	×	Q
Disabled	Н	×	×	L

Note) × : Don't care.


EDC CHARACTERISTICS ($V_{EE} = -5.2 \text{V}$, $Ta = -30 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Test Condit	ion		min	typ	max	Uni
Supply Current	IEE			25℃	_	120	150	mA
			CE, A		_	_	200	
Input Current	I_{IH}	$V_{IH} = -0.810V$	D	25℃	_	_	220	μA
			WE	1	_	_	470	
	IIL	$V_{IL} = -1.850V$		25℃	0.5	_	_	μA
		$V_{IH} = -0.890 \text{V}$ or $V_{IL} = -1.890 \text{V}$		-30℃	-1.060	_	-0.890	
Output Voltage	V_{OH}	$V_{IH} = -0.810 \text{V or } V_{IL} = -1.850 \text{V}$	25℃	-0.960		-0.810	v	
		$V_{IH} = -0.700 \text{V}$ or $V_{IL} = -1.825 \text{V}$		85℃	-0.890	_	-0.700	
		$V_{IL} = -1.890 \text{V}$ or $V_{IH} = -0.890 \text{V}$		-30℃	-1.890	_	-1.675	
	Vol	$V_{IL} = -1.850 \text{V}$ or $V_{IH} = -0.810 \text{V}$	25℃	-1.850	_	-1.650	v	
		$V_{IL} = -1.825 \text{V}$ or $V_{IH} = -0.700 \text{V}$	85℃	-1.825	_	-1.615		
		$V_{IHA} = -1.205$ V or $V_{ILA} = -1.500$	v	-30℃	-1.080	_	_	
	VOHA	$V_{IHA} = -1.105$ V or $V_{ILA} = -1.475$	V	25℃	-0.980	_	_	v
Output Threshold		$V_{IHA} = -1.035$ V or $V_{ILA} = -1.440$	V	85℃	-0.910	_	_	
oltage		$V_{ILA} = -1.500 \text{V}$ or $V_{IHA} = -1.205$	V	-30℃	-	_	-1.655	
	VOLA	$V_{ILA} = -1.475$ V or $V_{IHA} = -1.105$	V	25℃	_	_	-1.630	v
		$V_{ILA} = -1.440 \text{V or } V_{IHA} = -1.035$	v	85℃	_	_	-1.595	


EAC CHARACTERISTICS ($V_{EE} = -3.2\text{V}$, $V_{CC} = +2.0\text{V}$, $Ta = 25^{\circ}\text{C}$)

Item	Symbol	Input	Output	Test Condition	min	typ	max	Unit
		CE	Q			7.0	10	ns
Access Time	t_A	A	Q		_	10	15	115
		$D \rightarrow \overline{W}$	Q			7.5	11	
Setup Time	t su	$\overline{CE} \rightarrow \overline{W}$	Q		_	11	16	ns
		A→W	Q		_	3.5	6	
		$D \rightarrow \overline{W}$	Q		_	3.0	5	-
Hold Time	t _h	$\overline{\text{CE}} \rightarrow \overline{\text{W}}$	Q			3.0	5	ns
		$A \rightarrow \overline{W}$	Q		_	3.5	5	
Write Recovery Time	twR	$\overline{\mathbf{w}}$	Q	D 500		7.5	11	ns
Write Pulse Width	PW ₩	$\overline{\mathbf{w}}$		$R_L = 50\Omega$	_	7.5	15	ns
		D→CE	Q		_	7.5	11	
Setup Time	t su	W→CE	Q		_	11	16	ns
		A→CE	Q		_	3.0	5	
		D→Œ	Q		_	3.0	5	
Hold Time	t _h	$\overline{W} \rightarrow \overline{CE}$	Q		_	3.0	5	ns
		A→CE	Q		_	3.0	5	
Chip Enable Pulse Width	PW c E	CE			_	7.5	11	ns
	t _{TLH}			1	_	3.0	3.3	ns
Rise/Fall Time	t _{THL}	1	Q		_	3.0	3.3	ns


■SWITCHING TIME TEST CIRCUIT




2. Chip Enable Strobe Mode



1. Write Timing-Write Strobe Mode



3. Read Timing




- 1. 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable.
- Wire length should be <6.35mm (1/4 inch) from TPin to input pin and TPout to output pin.
 Unused outputs connected to a 50Ω resistor to
- 3. Unused outputs connected to a 50Ω resistor to ground.

128-word×1-bit Random Access Memory


The HD10147 is a fast 128-word x 1-bit RAM. Bit selection is achieved by means of a 7-bit address, A0 through A6. The active-low chip selects and fast chip select access time allow easy memory expansion up to 512 words without affecting system performance. The operating mode (CE

input low) is controlled by the \overline{WE} input. With \overline{WE} low the chip is in the write mode- the output is low and the data present at Dn is stroed at the selected address. With \overline{WE} high the chip is in the read mode- the data state at the selected memory location is presented non-inverted at Dout.

MPIN ARRANGEMENT



■BLOCK DIAGRAM



FUNCTION TABLE

Mode		Output			
Mode	CE ₁	CE ₂	WE	Din	Dout
Write "L"	L	L	L	L	L
Write "H"	L	L	L	Н	L
Read	L	L	Н	×	Q
Disabled	Н	L	×	×	L
Disabled	L	н	×	×	L


Note) × : Don't care.

EDC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)


Item	Symbol	Test Conditi	on		min	typ	max	Unit
Supply Current	IEE			25℃	_	80	100	mA
			A, D, CE		_	_	35	μA
	I _{TH}	$V_{IH} = -0.810V$	WE	25℃		_	75	μΛ
Input Current			A, WE	05%	-6.0	_	6.0	μA
	IIL	$V_{IL} = -1.850V$	D, CE	25℃	_	_	6.0	μΑ
		$\overline{\text{WE}} = -1.205\text{V}, \ \overline{\text{CE}} = -1.500\text{V}$	1	-30℃	-1.060	_	-0.890	
	V _{OH}	$\overline{\text{WE}} = -1.105\text{V}, \ \overline{\text{CE}} = -1.475\text{V}$		25℃	-0.960	_	-0.810	ν
		$\overline{\text{WE}} = -1.035\text{V}, \ \overline{\text{CE}} = -1.440\text{V}$		85℃	-0.890	_	-0.700	
Output Voltage		$\overline{\text{WE}} = -1.205\text{V}, \ \overline{\text{CE}} = -1.500\text{V}$		-30℃	-1.890	_	-1.675	
	Vol	$\overline{\text{WE}} = -1.105\text{V}, \ \overline{\text{CE}} = -1.475\text{V}$		25℃	-1.850	<u> </u>	-1.650	1
		$\overline{\text{WE}} = -1.035\text{V}, \ \overline{\text{CE}} = -1.440\text{V}$		85℃	-1.825	_	-1.615	
		$\overline{\text{WE}} = -1.205\text{V}, \ \overline{\text{CE}} = -1.500\text{V}$		-30℃	-1.080		_	
	VOHA	$\overline{\text{WE}} = -1.105\text{V}, \ \overline{\text{CE}} = -1.475\text{V}$		25℃	-0.980	_	_	,
Output Threshold		$\overline{\text{WE}} = -1.035\text{V}, \ \overline{\text{CE}} = -1.440\text{V}$		85℃	-0.910	_	_	
Voltage		$\overline{\text{CE}}_1$ or $\overline{\text{CE}}_2 = -1.205\text{V}$		-30℃	_	_	-1.655]
5	VOLA	$\overline{\text{CE}_1}$ or $\overline{\text{CE}_2} = -1.105\text{V}$		25℃	_	_	-1.630	,
		$\overline{\text{CE}_1}$ or $\overline{\text{CE}_2} = -1.035\text{V}$		85℃	_	_	-1.595	

EAC CHARACTERISTICS ($V_{EE} = -3.2\text{V}$, $V_{CC} = +2.0\text{V}$, $Ta = 25^{\circ}\text{C}$)


	Item	Symbol	Input	Output	Test Condition	min	typ	max	Unit
			CE	Q			_	8.0	
	Access Time	t A	As	Q		_	10	12	ns
	·		Ao	Q		_	9	10	
Т			D→WE	Q		1.0	_	_	
g			CE → WE	Q		1.0	_		ns
Mode	Setup Time	t su	$A_2 \rightarrow \overline{WE}$	Q		3.0	_	_	
Strope			A ₅ →WE	Q	$R_L = 50\Omega$	4.0	_		
بري			D→WE	Q		1.0	_	_	
Write	Hold Time	t _h	$\overline{CE} \rightarrow \overline{WE}$	Q		1.0	_	_	ns
			A→WE	Q		3.0			
Wri	te Recovery Time	twr	WE	Q		_	_	8.0	ns
	rite Pulse Width	tw(WE)	WE	Q			_	8.0	ns
	Rise Time	tTLH				_	2.0	_	ns
	Fall Time	tTHL	1	Q			1.0		ns




1. Chip Enable Access Time



2. Address Access Time



3. Write Strobe Mode




- 1. 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable.
- 2. Wire length should be <6.35mm (1/4 inch) from TPin to input pin and TPout to output pin. Unused outputs connected to a 50Ω resistor to ground.

64-bit Random Access Memory

The HD10148 is a fast 64-word x 1-bit RAM. Bit selection is achieved by means of a 6-bit address, A0 through A5. The active low chip selects and fast chip select access time allow easy memory expansion up to 256 words without affecting system performance. The operating mode (CE

inputs low) is controlled by the \overline{WE} input. With \overline{WE} low the chip is in the write mode. The output is low and the data present at Din is stored at the selected address. With \overline{WE} high the chip is in the read mode- the data state at the selected memory location is presented non-inverted at Dout.

MPIN ARRANGEMENT




BFUNCTION TABLE

		Inputs		Output
Mode	CE	WE	Din	Dout
Write "L"	L	L	L	L
Write "H"	L	L	Н	L
Read	L	Н	×	Q
Disabled	Н	×	×	L

 $\frac{\times : Don't care.}{CE = \overline{CE_1} + \overline{CE_2}}$

BBLOCK DIAGRAM




DC CHARACTERISTICS ($V_{EE} = -5.2 \text{V}$, $Ta = -30 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Test Conditi	on		min	typ	max	Unit
Supply Current	IEE			25 ℃		80	130	mA_
Supply Table			A	050		_	265	
Input Current	I_{IH}	$V_{IH} = -0.810V$	CE	25 ℃	_	_	50	μΑ
Input Guitoni	IIL	$V_{IL} = -1.850V$		25 ℃	0.5	_	_	μΑ
		$V_{IH} = -0.890 \text{V}$	`	−30° C	-1.060		-0.890	
	V _{OH}	$V_{IH} = -0.810V$		25 °C	-0.960	_	-0.810	v
		$V_{IH} = -0.700 \text{V}$		85° C	-0.890	_	-0.700	
Output Voltage		$V_{IH} = -0.890 \text{V}$		−30° C	-1.890	_	-1.675	
	V _{OL}	$V_{IH} = -0.810 \text{V}$		25 °C	-1.850		-1.650	· v
		$V_{IH} = -0.700 \text{V}$		85 ℃	-1.825	_	-1.615	
		$V_{IHA} = -1.205 \text{V}$		−30° C	-1.080	_		
	VOHA	$V_{IHA} = -1.105 \text{V}$		25 ℃	-0.980		<u>-</u>	v
Output Threshold		$V_{IHA} = -1.035 \text{V}$		85 ℃	-0.910			
Voltage		$V_{ILA} = -1.500 \mathrm{V}$		−30° C	_		-1.655	
	VOLA	$V_{ILA} = -1.475 \text{V}$		25 ℃	_		-1.630	v
		$V_{ILA} = -1.440 \mathrm{V}$		85 ℃	<u> </u>		-1.595	

EXECUTE: AC CHARACTERISTICS ($V_{EE} = -3.2\text{V}$, $V_{cc} = +2.0\text{V}$, $T_a = 25^{\circ}\text{C}$)

	Item	Symbol	Input	Output	Test Condition	min	typ	max	Unit
	Access Time	ta	CE	Dout		_	_	12	
		• • • • • • • • • • • • • • • • • • • •	A	Dout		_	_	15	ns
	Pulse Width	t.	WE	Dout		_	_	10	
	Turse writer		CE	Pout		_	_	13	ns
qe			Din→WE	Dout	$R_L = 50\Omega$	_	_	0	
Mode	Setup Time	t su	CE → WE	Dout	RL-3012	_	_	3	ns
Strobe			A→WE	Dout		_	_	5	1
			WE→Din	Dout		_	_	3	
Write	Hold Time	t _A	WE→CE	Dout		_	_	0	ns
			WE→A	Dout		_	_	3	


SWITCHING TIME TEST CIRCUIT




Notes)

- 1. 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable.
- Wire length should be <6.35mm (1/4 inch) from TPin to input pin and TPout to output pin.
- pin, 3. Unused outputs connected to a 50Ω resistor to ground.


1. Chip Enable Access Time



2. Address Access Time



3. Write Strobe Mode




12-bit Parity Generator/Checker

The HD10160 consists of nine Exclusive-OR gates in a single package, internally connected to provide odd parity checking or generation. Output goes high when an odd number of inputs are high.

Unconnected inputs are pulled to low logic levels allowing parity detection and generation for less than 12 bits.

PIN ARRANGEMENT



FUNCTION TABLE

Inputs	Output
Sum of High Level Inputs	Y
Even	Н
Odd	L


DC CHARACTERISTICS ($V_{EE}=-5.2\mathrm{V},~Ta=-30\sim+85^{\circ}\mathrm{C}$)


Item	Symbol	Test (Condition		min	typ	max	Unit
Supply Current	IEE	B, C, F, G, J, $K = -0.810V$		25 ℃	_	62	78	m A
Current			A, D, E, H, I, L	or°C	_		265	μΑ
Input	IIH	$V_{IH} = -0.810V$	B, C, F, G, J, K	25 ℃			220	γΛ
Current	IIL	$V_{IL} = -1.850V$	-	25° ℃	0.5			μA
		Each one input = -0.890V, Ot	her inputs = -1.890V	−30° C	-1.060	_	-0.890	
	V _{OH}	Each one input = -0.810V, Ot	her inputs = -1.850V	25 ℃	-0.960		-0.810	V
Output		Each one input = -0.700V, Ot	her inputs=-1.825V	85 ℃	-0.890		-0.700	
Voltage		All inputs = -1.890V		−30° C	-1.890		-1.675	
	Vol	All inputs = -1.850V		25 ℃	-1.850	_	-1.650	v
		All inputs = -1.825V	•	85 ℃	-1.825		-1.615	
		Each one input = -1.205V, Ot	her inputs=-1.890V	−30° C	-1.080	_		
	VOHA	Each one input = -1.105V, Ot	ther inputs=-1.850V	25 ℃	-0.980			v
Output		Each one input = -1.035 V, Ot	ther inputs=-1.825V	85 ℃	-0.910			
Threshold		Each one input = -1.500V, Or	ther inputs=-1.890V	−30° C	_	_	-1.655	
Voltage	VOLA	Each one input = -1.475V, Ot	ther inputs=-1.850V	25 ℃	_	_	-1.630	v
		Each one input = -1.440V, Ot	ther inputs=-1.825V	85 ℃	_		-1.595	

MAC CHARACTERISTICS $(V_{EE}=-3.2\text{V}, V_{cc}=+2.0\text{V}, T_a=-30\sim+85^{\circ}\text{C})$

Item	Symbol	Test Condition		min	typ	max	Un
			-30℃	1.8	_	8.1	
	t _{PLH}		25℃	2.0	5.0	7.5	ns
Propagation			85℃	2.0	_	8.0	
Delay Time			-30℃	1.8	_	8.1	
	t _{PHL}		25℃	2.0	5.0	7.5	ns
	$R_L = 50\Omega$	85℃	2.0	_	8.0		
			-30℃	1.1	_	3.5	ns
	t _{TLH}		25℃	1.1	2.0	3.3	
Rise/Fall Time			85℃	1.0	_	3.5	
1,00,100			-30℃	1.1	_	3.5	
t _{THL}	t _{THL}		25℃	1.1	2.0	3.3	ns
			85℃	1.0	_	3.5	

SWITCHING TIME TEST CIRCUIT





- 1. 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable.
- 2. Wire length should be <6.35mm (1/4 inch) from TPin to input pin and TPout to output pin.
- pin.
 3. Unused outputs connected to a 50Ω resistor to ground.


Binary to 1-8 Decoder (low)

The HD10161 is designed to decode a three bit input word to a one of eight line output. The selected output will be low while all other outputs will be high. The enable inputs, when either or both are high, force all outputs high. The

HD10161 is a true parallel decoder.

No series gating is used internally, eliminating unequal delay time found in other decoders. This design provides the identical 4ns delay from any address or enable input to any output.


PIN ARRANGEMENT



FUNCTION TABLE

Ena Inp	able uts]	nputs	•				Out	puts			
$\overline{\mathbf{E}_1}$	E ₀	С	В	Α	\mathbf{Q}_{0}	\mathbf{Q}_{1}	Q2	Q ₃	Q۵	Q5	Q ₆	Q٦
L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н
L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
L	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
L	L	Н	L	L	Н	Н	Н	H	L	Н	Н	Н
	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н
L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н
	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L
— н	×	×	×	×	Н	Ĥ	Н	Н	Н	Н	H	Н
×	Н	×	×	×	Н	Н	Н	Н	Н	H	Н	Н

×: Don't Care





EXECUTE: DC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
Supply Current	IEE	All inputs = -0.810 V	25℃	_	61	76	mA
Input Current	I_{IH}	$V_{IH} = -0.810V$	25℃	_		220	μA
	IIL	$V_{IL} = -1.850V$	25℃	0.5	_	_	μA
		$V_{IH} = -0.890 \text{V or } V_{IL} = -1.890 \text{V}$	-30℃	-1.060		-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{V or } V_{IL} = -1.850 \text{V}$	25℃	-0.960		-0.810	v
Output Voltage		$V_{IH} = -0.700 \text{V} \text{ or } V_{IL} = -1.825 \text{V}$	85℃	-0.890	_	-0.700	
Output Voltage		$V_{IL} = -1.890 \text{V}$ or $V_{IH} = -0.890 \text{V}$	-30℃	-1.890	_	-1.675	
	Vol	$V_{IL} = -1.850 \text{V}$ or $V_{IH} = -0.810 \text{V}$	25℃	-1.850	_	-1.650	v
		$V_{IL} = -1.825 \text{V or } V_{IH} = -0.700 \text{V}$	85℃	-1.825		-1.615	
		$V_{IHA} = -1.205 \text{V}$ or $V_{ILA} = -1.500 \text{V}$	−30℃	-1.080	_	-	-
	V _{OHA}	$V_{IHA} = -1.105 \text{V}$ or $V_{ILA} = -1.475 \text{V}$	25℃	-0.980	_	_	v
Output Threshold		$V_{IHA} = -1.035 \text{V}$ or $V_{ILA} = -1.440 \text{V}$	85℃	-0.910	_	_	
Voltage		$V_{ILA} = -1.500 \text{V} \text{ or } V_{IHA} = -1.205 \text{V}$	-30℃	_	_	-1.655	-
	VOLA	$V_{ILA} = -1.475 \text{V}$ or $V_{IHA} = -1.105 \text{V}$	25℃	_	_	-1.630	v
		$V_{ILA} = -1.440 \text{V} \text{ or } V_{IHA} = -1.035 \text{V}$	85℃		_	-1.595	

\blacksquare AC CHARACTERISTICS ($V_{\it EE} = -3.2 {\rm V}$, $V_{\it CC} = +2.0 {\rm V},~T_{\it A} = -30 \sim +85 {\rm ^{\circ}C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
			-30℃	1.5	_	6.2	
	t _{PLH}		25℃	1.5	4.0	6.0	ns
Propagation			85℃	1.5	_	6.4	1
Delay Time			-30℃	1.5	_	6.2	
	t _{PHL}		25℃	1.5	4.0	6.0	ns
		$R_L = 50\Omega$	85℃	1.5	_	6.4	
			-30℃	1.0	_	3.3	
	t _{TLH}		25℃	1.1	2.0	3.3	ns
Rise/Fall Time			85℃	1.1	_	3.5	
			-30℃	1.0	_	3.3	
	t _{THL}		25℃	1.1	2.0	3.3	ns
			85℃	1.1	_	3.5	





- 1. 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable.
- coaxial cable.


 2. Wire length should be <6.35mm (1/4 inch) from TPin to input pin and TPout to output pin.
- pin.3. Unused outputs connected to a 50Ω resistor to ground.

Binary to 1-8 Decoder (high)

The HD10162 is designed to convert three lines of input data to a one-of-eight output. The selected output will be high while all other outputs are low. The enable inputs, when either or both are high, force all outputs low. The HD10162 is a true parallel decoder. No series gating is used internally,

eliminating unequal delay times found in other decoders. This device is ideally suited for demultiplexer applications. One of the two enable inputs is used as the data input, while the other is used as a data enable input.


BIPIN ARRANGEMENT



FUNCTION TABLE

	able outs		Input	s				Out	puts			
$\overline{\mathbf{E}_{0}}$	E ₁	С	В	A	Q ₀	\mathbf{Q}_1	Q_2	Q ₃	Q ₄	Q ₅	Q ₆	Qτ
L	L	L	L	L	Н	L	L	L	L	L	L	L
L	L	L	L	Н	L	Н	L	L	L	L	L	L
L	L	L	Н	L	L	L	Н	L	L	L	L	L
L	L	L	Н	Н	L	L	L	Н	L	L	L	L
L	L	Н	L	L	L	L	L	L	Н	L	L	L
L	L	Н	L	Н	L	L	L	L	L	Н	L	L
L	L	Н	Н	Ŀ	L	L	L	L	L	L	Н	L
L	L	Н	Н	Н	L	L	L	L	L	L	L	Н
Н	×	×	×	×	L	L	L	L	L	L	L	L
×	Н	×	×	×	L	L	L	L	L	L	L	L

×: Don't Care





DC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Uni
Supply Current	IEE		25℃		61	76	mA
Supply Current	ItH	$V_{IH} = -0.810 \text{V}$	25℃	_	_	220	μΑ
Input Current	In	$V_{IL} = -1.850 \text{V}$	25℃	0.5		_	μĒ
		$V_{IH} = -0.890 \text{V}$ or $V_{IL} = -1.890 \text{V}$	-30℃	-1.060	_	-0.890	
	Von	$V_{IH} = -0.810 \text{V or } V_{IL} = -1.850 \text{V}$	25℃	-0.960	_	-0.810	١
		$V_{IH} = -0.700 \text{V or } V_{IL} = -1.825 \text{V}$	85℃	-0.890	-	-0.700	
Output Voltage		$V_{IL} = -1.890 \text{V}$ or $V_{IH} = -0.890 \text{V}$	−30℃	-1.890		-1.675	
	Vol	$V_{IL} = -1.850 \text{V}$ or $V_{IH} = -0.810 \text{V}$	25℃	-1.850	_	-1.650	, ,
		$V_{IL} = -1.825 \text{V}$ or $V_{IH} = -0.700 \text{V}$	85℃	-1.825		-1.615	
		$V_{IHA} = -1.205 \text{V}$ or $V_{ILA} = -1.500 \text{V}$	-30℃	-1.080	_		
	VOHA	$V_{IHA} = -1.105 \text{V}$ or $V_{ILA} = -1.475 \text{V}$	25℃	-0.980	_	_	
Output Threshold		$V_{IHA} = -1.035 \text{V or } V_{ILA} = -1.440 \text{V}$	85℃	-0.910			
Voltage		$V_{ILA} = -1.500 \text{V}$ or $V_{IHA} = -1.205 \text{V}$	-30℃	_	_	-1.655	
TOILUBO	VOLA	$V_{ILA} = -1.475 \text{V}$ or $V_{IHA} = -1.105 \text{V}$	25℃	_	-	-1.630	
		$V_{ILA} = -1.440 \text{V}$ or $V_{IHA} = -1.035 \text{V}$	85℃	_	_	-1.595	

AC CHARACTERISTICS ($V_{EE}=-3.2\mathrm{V},\ V_{CC}=+2.0\mathrm{V},\ T_a=-30\sim+85^{\circ}\mathrm{C}$)

Item	Symbol	Test Condition		min	typ	max	Uni
	-		-30℃	1.5	_	6.2	
	t _{PLH}		25℃	1.5	4.0	6.0	ns
Propagation			85℃	1.5		6.4	
Delay Time			-30℃	1.5	_	6.2	
•	t _{PHL}		25℃	1.5	4.0	6.0	ns
****		$R_L = 50\Omega$	85℃	1.5	_	6.4	
			-30℃	1.0	_	3.3	
	t _{TLH}		25℃	1.1	2.0	3.3	ns
			85℃	1.1	_	3.5	<u> </u>
Rise/Fall Time			-30℃	1.0	_	3.3	
. t ₇	t _{THL}		25℃	1.1	2.0	3.3	ns
			85℃	1.1	_	3.5	





- 1. 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable
- coaxial cable.


 Wire length should be <6.35mm (1/4 inch) from TPin to input pin and TPout to output pin.
- pin. 3. Unused outputs connected to a 50Ω resistor to ground.

8 Line Multiplexer

The HD10164 can be used whenever data multiplexing or parallel to serial conversion is desirable. Full parallel gating permits equal delays through any data path. The output of the HD10164 incorporates a buffer gate with eight data inputs

and an enable. A high level on the enable forces the output low. The HD10164 can be connected directly to a data bus, due to its open emitter output and output enable.


■ PIN ARRANGEMENT



FUNCTION TABLE

		Address Inputs					
Enable	С	В	Α	Z			
L	L	L	L	X ₀			
L	L	L	Н	X 1			
L	L	Н	L	X2			
L	L	Н	Н	Х3			
L	Н	L	L	X4.			
L	Н	L	Н	X ₅			
L	Н	Н	L	X6			
L	Н	Н	Н	X1			
Н	×	×	×	L			

×: Don't Care





EXECUTE: DC CHARACTERISTICS ($V_{EE} = -5.2 \text{V}$, $T_a = -30 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit	
Supply Current	IEE		25℃		60	75	mA	
Input Current	I_{IH}	$V_{IH} = -0.810 \mathrm{V}$	25℃	_	_	265	μA	
	I_{IL}	$V_{IL} = -1.850V$	25℃	0.5	_	_	μA	
		$V_{IH} = -0.890 \text{V}$ or $V_{IL} = -1.890 \text{V}$	-30℃	-1.060	_	-0.890		
	V _{OH}	$V_{IH} = -0.810 \text{V}$ or $V_{IL} = -1.850 \text{V}$	25℃	-0.960	_	-0.810	v	
Output Voltage		$V_{IH} = -0.700 \text{V}$ or $V_{IL} = -1.825 \text{V}$	85℃	-0.890	_	-0.700		
Suspen voltage		$V_{IL} = -1.890 \text{V}$ or $V_{IH} = -0.890 \text{V}$	-30℃	-1.890	_	-1.675		
	Vol	$V_{IL} = -1.850 \text{V}$ or $V_{IH} = -0.810 \text{V}$	25℃	-1.850	-	-1.650	v	
		$V_{IL} = -1.825 ext{V}$ or $V_{IH} = -0.700 ext{V}$	85℃	-1.825	_	-1.615		
		$V_{IHA} = -1.205 \text{V}$ or $V_{ILA} = -1.500 \text{V}$	-30℃	-1.080	_	_		
	VOHA	$V_{IHA} = -1.105 \text{V}$ or $V_{ILA} = -1.475 \text{V}$	25℃	-0.980	_	_	v	
Output Threshold		$V_{IHA} = -1.035 \text{V}$ or $V_{ILA} = -1.440 \text{V}$	85℃	-0.910	_	_		
Voltage		$V_{ILA} = -1.500 \text{V}$ or $V_{IHA} = -1.205 \text{V}$	-30℃	_		-1.655		
	VOL A	$V_{ILA} = -1.475 \text{V}$ or $V_{IHA} = -1.105 \text{V}$	25℃	_	_	-1.630	v	
		$V_{ILA} = -1.440 \text{V}$ or $V_{IHA} = -1.035 \text{V}$	85℃	_	_	-1.595		

MAC CHARACTERISTICS ($V_{\it EE} = -3.2 \, { m V}, \ V_{\it CC} = +2.0 \, { m V}, \ Ta = -30 \sim +85 \, { m ^{\circ}C}$)

Item	Symbol	Input	Output	Test Condition		min	typ	max	Unit
					-30℃	1.5	_	4.7	
	t _{PLH}				25℃	1.5	3.0	4.5	ns
		Address	Z		85℃	1.6	_	4.8	
		riddress	L		-30℃	1.5	_	4.7	
	t _{PHL}				25℃	1.5	3.0	4.5	ns
					85℃	1.6	_	4.8	
					-30℃	1.9		6.3	
	t _{PLH}				25 ℃	2.0	4.0	6.0	ns
Propagation		Data	Z		85 ℃	2.2	_	6.5	
Delay Time	tPHL	2000			-30℃	1.9	_	6.3	
			.*		25℃	2.0	4.0	6.0	ns ns
				$R_L = 50\Omega$	85℃	2.2		6.5	
	ŧРLН		z		-30℃	0.9		3.3	
					25℃	1.0	2.0	2.9	
		Enable			85℃	1.0		3.1	
					-30℃	0.9	_	3.3	
	t _{PHL}				25℃	1.0	2.0	2.9	
					85℃	1.0	_	3.1	
					−30 ℃	0.9	-	3.3	ns
	t _{TLH}				25℃	1.1	2.0	3.3	
Rise/Fall Time			z		85℃	1.2	_	3.6	
			-		-30℃	0.9	_	3.3	
	t _{THL}				25℃	1.1	2.0	3.3	
					85℃	1.2		3.6	






- 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable.
- coaxial cable.

 2. Wire length should be <6.35mm (1/4 inch) from TPin to input pin and TPout to output pin.
- pin. 3. Unused outputs connected in a 50Ω resistor to ground.

Dual 4 to 1 Multiplexers


PIN ARRANGEMENT



FUNCTION TABLE

Enable	Address	Inputs	Ou	tputs
Ē	В	A	Z	w
Н	×	×	L	L
L	L	L	X ₀	Yo
L	L	Н	X1	Y 1
L	Н	L	X2	Y2
L	Н	Н	Х3	Y3

×: Don't Care





DC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $T_a = -30 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test	Condition		min	typ	max	Uni
Supply Current	IEE			25℃	-	58	73	mA
Supply Carrent			Data		_	_	220	μΑ
Input Current	Iтн	$V_{IH} = -0.810V$	Enable	25℃	_	_	330	μ
Input Guirent	IIL	$V_{IL} = -1.850 \text{V}$	25℃	0.5	_		μ	
	1.2	$V_{IH} = -0.890 \text{V or } V_{IL} = -$	1.890V	-30℃	-1.060	_	-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{V or } V_{IL} = -$	1.850V	25℃	-0.960		-0.810	١
		$V_{IH} = -0.700 \text{V or } V_{IL} = -$	1.825V	85℃	-0.890	_	-0.700	
Output Voltage		$V_{IL} = -1.890 \text{V or } V_{IH} = -$	0.890V	-30℃	-1.890	-	-1.675	
	Vol	$V_{IL} = -1.850 \text{V or } V_{IH} = -$	25℃	-1.850	_	-1.650	,	
		$V_{IL} = -1.825 \text{V or } V_{IH} = -$	85℃	-1.825	_	-1.615		
		$V_{IHA} = -1.205$ V or $V_{ILA} =$	-30℃	-1.080	_	-		
	VOHA	$V_{IHA} = -1.105$ V or $V_{ILA} =$	25℃	-0.980	_		v	
Output Threshold		$V_{IHA} = -1.035$ V or $V_{ILA} =$	-1.440V	85℃	-0.910	_		
Voltage		$V_{ILA} = -1.500$ V or $V_{IHA} =$	-1.205V	-30℃	_	-	-1.655	
voitage	VOLA	$V_{ILA} = -1.475$ V or $V_{IHA} =$	25℃	_	_	-1.630		
	, ola	$V_{ILA} = -1.440$ V or $V_{IHA} =$	85℃		_	-1.595		

\blacksquare AC CHARACTERISTICS ($V_{EE}=-3.2\mathrm{V},\ V_{CC}=+2.0\mathrm{V},\ Ta=-30\sim+85^{\circ}\mathrm{C}.$)

Item	Symbol	Input	Output	Test Condition	1	min	typ	max	Uni
		_			-30℃	1.4	_	4.8	
	t _{PLH}				25℃	1.5	3.5	4.5	ns
					85℃	1.4		4.8	
		Data	Z, W		-30℃	1.4	_	4.8	1
	t _{PHL}				25℃	1.5	3.5	4.5	ns
					85℃	1.4	_	4.8	
					-30℃	1.9	_	6.4	
Propagation Delay Time	t _{PLH}				25℃	2.0	5.0	6.0	ns
			Z, W		85℃	2.1		6.4	
		Address			−30℃	1.9	_	6.4	ns
	t _{PHL}			$R_L = 50\Omega$	25℃	2.0	5.0	6.0	
					85 ℃	2.1		6.4	
					-30℃	1.0		3.1	
	tplh				25℃	1.0	2.0	2.9	
					85℃	0.9		3.2	
		Enable	Z, W		-30℃	1.0	_	3.1	
	t _{PHL}				25℃	1.0	2.0	2.9	
					85℃	0.9		3.2	
					-30℃	1.0		3.4	
Rise Time	t _{TLH}				25℃	1.1	2.0	3.3	r
11.00				•	85℃	1.1		3.6	
			Z, W		-30℃	1.0		3.4	
Fall Time	t _{THL}				25℃	1.1	2.0	3.3	ns
					85℃	1.1	-	3.6	





- Notes)
- 1. 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable.
- Wire length should be <6.35mm (1/4 inch) from TPin to input pin TPout to output pin.
 Unused outputs connected to a 50Ω resistor to
- ground.




Quintuple Latches

The HD10175 is a high speed, low power quint latch. It features five D type latches with common reset and a common two-input clock. Data is transferred on the negative edge of the clock and latched on the positive edge. The two clock inputs are "OR"ed together.

Any change on the data input will be reflected at

the outputs while the clock is low. The outputs are latches on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data inputs will not affect the output information. The reset input is enabled only when the clock is in the high state.


PIN ARRANGEMENT



FUNCTION TABLE

D	C ₀	Cı	Reset	Q_{n+1}
L	L	L	L	L
Н	L	L	L	Н
×	Н	×	L	Q,
X.	×	Н	L	Q,
×	Н	×	Н	L
×	×	Н	Н	L

■ BLOCK DIAGRAM




DC CHARACTERISTICS ($V_{EE}=-5.2\mathrm{V},~T_{a}=-30\sim+85^{\circ}\mathrm{C}$) Reset O

Item	Symbol	Test	Condition		min	typ	max	Unit
Supply Current	IEE			25 ℃	_	78	97	mA
Supply Surrent	-22		Clock, Data		_	_	290	μΑ
Input Current	I _{IH}	$V_{IH} = -0.810 \mathrm{V}$	Reset	25 ℃	_	_	650	μΑ
	IIL	$V_{IL} = -1.850 \text{V}$	25°C	0.5	_	-	μA	
		$V_{IH} = -0.890 \text{ V}, V_{IL} = -1.$	890 V	−30° C	-1.060	_	-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{ V}, V_{IL} = -1.$	850 V	25 °C	-0.960	_	-0.810	v
		$V_{IH} = -0.700 \text{V}, \ V_{IL} = -1.$	85° C	-0.890	_	-0.700		
Output Voltage	Vol	$V_{IL} = -1.890 \mathrm{V}, \ V_{IH} = -0.$	-30°C	-1.890	_	-1.675		
		$V_{IL} = -1.850 \mathrm{V}, \ V_{IH} = -0.$	25 ℃	-1.850		-1.650	v	
		$V_{IL} = -1.825 \text{ V}, V_{IH} = -0.$	85° C	-1.825		-1.615		
		$V_{IHA} = -1.205 \text{V}$	−30° C	-1.080				
	VOHA	$V_{IHA} = -1.105 \mathrm{V}$		25 °C	-0.980	_		v
Output Threshold		$V_{IHA} = -1.035 \text{V}$		85° C	-0.910			
Voltage		$V_{ILA} = -1.500 \mathrm{V}$		−30° C	_	_	-1.655	
-	VOLA	$V_{ILA} = -1.475 \text{V}$	25 °C	_		-1.630	v	
		$V_{ILA} = -1.440 \mathrm{V}$	85° ℃	_	_	-1.595		

MAC CHARACTERISTICS ($V_{EE}=-3.2\text{V}$, $V_{cc}=+2.0\text{V}$, $T_a=-30\sim+85^{\circ}\text{C}$)


Item	Symbol	Input	Output	Test Condition	min	typ	max	Un
				-30	°C 1.0	_	3.6	
	tplH			25	°C 1.0	_	3.5	ns
		Data	Q	85	°C 1.0	_	3.6	
				-30	°C 1.0		3.6	
	tphl			25	°C 1.0		3.5	n
				85	C 1.0	_	3.6	1
Propagation				-30	°C 1.0	_	4.7	
Delay Time	t _{PLH}			25	C 1.0	_	4.3	n:
		Clock	Q	85	C 1.0		4.4	
		Cioca	4	-30	C 1.0	_	4.7	ns
	t _{PHL}			$R_L = 50\Omega$	C 1.0	_	4.3	
				85	C 1.0	_	4.4	
	t _{PHL}	Reset	Q	-30 °	C 0.9	_	4.0	ns
				25	C 1.0	-	3.9	
				85°	C 1.0	_	4.2	1
Setup Time	t	D→C	Q	25°	c –	_	2.5	ns
Hold Time	t _A	D 0	4	25°	c –	-	1.5	ns
				-30°	C 1.0	_	3,6	ns
	t _{TLH}			25°	0 1.1	_	3.5	
Rise/Fall Time			Q	85°	2 1.1	_	3.7	
			Α.	-30°	1.0	_	3.6	
	t _{THL}			25°	1.1	_	3.5	ns
				85°	1.1	_	3,7	




Notes)

- 1. 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable,
- 2. Wire length should be <6.35mm (1/4 inch) from TPin to input pin and TPout to output pin.
- pin. 3. Unused outputs connected to a 50Ω resistor to ground.


1. Reset




2. Data



4. Setup and Hold



3. Clock




- 1. t_{SU} is minimum time before the positive transition of the clock pulse that information must Notes)
 - be present at the data.

 2. th is the minimum time after the positive transition of the clock pulse that information must remain unchanged at the data.


Look-Ahead Carry Block

The HD10179 is a high speed, low power, standard ECL complex function that is designed to perform the look-ahead carry function. This device can be used with the HD10181 4-unit ALU directly, or with the HD10180 dual arithmetic unit in any computer, instrumentation or digital communication application requiring high speed arithmetic operation on long words.

PIN ARRANGEMENT



■BLOCK DIAGRAM




TOTAL PROOF OF THE PROOF OF T


Item	Symbol		Test Condition		min	typ	max	Unit
Supply Current	I_{EE}			25 ℃	_	58	72	mA
			G ₀ , G ₁ , C _n			_	270	
			G_2 , G_3		_	_	225	
Input Current	I _{IH}	$V_{IH} = -0.810 \text{V}$	P ₁ , P ₃	25 ℃		_	440	μA
Input Ourrent			P ₂		_	_	395	1
			P ₀		_	_	355	1
	IIL	$V_{IL} = -1.850 \text{V}$		25 ℃	0.5		_	μA
		$V_{IH} = -0.890 \text{V}$ or $V_{IL} = -1.890 \text{V}$		−30° C	-1.060	_	-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{V}$ or V_{IH}	$n_L = -1.850 \text{V}$	25 ℃	-0.960	_	-0.810	v
Output Voltage		$V_{IH} = -0.700 \text{V}$ or V_{IH}	85 °C	-0.890	_	-0.700		
output voltage		$V_{IL} = -1.890 \text{V}$ or V_{I}	−30° C	-1.890	-	-1.675		
	V _{OL}	$V_{IL} = -1.850 \text{V or } V_{I}$	25 ℃	-1.850	_	-1.650	v	
		$V_{IL} = -1.825 \text{V or } V_{I}$	85° ℃	-1.825	_	-1.615		
		$V_{IHA} = -1.205 \text{V or V}$	$V_{ILA} = -1.500 \mathrm{V}$	−30° C	-1.080	_	_	-
	VOHA	$V_{IHA} = -1.105 \mathrm{V}$ or V	$V_{ILA} = -1.475 \mathrm{V}$	25 ℃	-0.980	_	_	v
Output Threshold		$V_{IHA} = -1.035 \text{V or } V$	$V_{ILA} = -1.440 \mathrm{V}$	85°C	-0.910		_	
Voltage		$V_{ILA} = -1.500 \text{V}$ or V	$V_{IHA} = -1.205 \text{V}$	− 30° C	_		-1.655	
	VOLA	$V_{ILA} = -1.475 \text{V or } V$	$V_{IHA} = -1.105 V$	25 ℃	_	_	-1.630	v
		$V_{ILA} = -1.440 \text{V or } V$	$V_{IHA} = -1.035 \text{V}$	85° ℃	_	_	-1.595	

TAC CHARACTERISTICS ($V_{EE} = -3.2\text{V}$, $V_{cc} = +2.0\text{V}$, $T_a = 25^{\circ}\text{C}$)

Item	Symbol	Input	Output	Test Condition	min	typ	max	Unit
	t _{PLH}				1.0	_	5.5	
	t _{PHL}	G ₃	G ₃ C _{n+4}		1.0	_	5.5	
	t _{PLH}	1.0	_	5.5				
	t_{PHL}	Cn	C _{n+z}		1.0		5.5	
Propagation	t _{PLH}	G ₃		G_G $R_L=50\Omega$ C_{n+2}	1.0		5.5	
Delay Time	tphl		G _G		1.0	-	5.5	ns
	t_{PLH}				1.0	_	5.5	
	t_{PHL}	Pı	C _{n+Z}		1.0		5.5	
	tPLH				1.0		3.5	
	t _{PHL}	\mathbf{P}_{1}	P _G	P _G	1.0		3.5	
Rise Time	t _{TLH}				1.1	_	3.5	ns
Fall Time	t _{THL}	Cn	C _{n+Z}		1.1	_	3.5	ns

SWITCHING TIME TEST CIRCUIT






- 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coavial cable.
- coaxial cable.

 Wire length should be <6.35mm (1/4 inch) from TPin to input pin and TPout to output
- pin. 3. Unused outputs connected to a 50Ω resistor to ground.

Dual 2-bit Adders/Subtractors

The HD10180 is a high speed, low power, generalpurpose adder/subtractor. Inputs for each adder are Carry-in, operand A, and operand B; outputs are Sum, Sum, and Carry-out. The common Select inputs serve as a control line to invert A for subtract, and a control line to invert B.

PIN ARRANGEMENT




■ FUNCTION SELECT TABLE

Sela	SelB	Function
Н	Н	S = A + B
Н	L	S = A - B
L	Н	S = B - A
L	L	S = 0 - A - B

EFUNCTION TABLE

Function		Inputs						Outputs			
- unction	Sel	Sel _B	Αo	Bo	Cin	So	So	Cout			
	Н	Н	L	L	L	L	Н	L			
	Н	Н	L	L	Н	Н	L	L			
	Н	Н	L	Н	L	Н	L	L			
ADD	Н	Н	L	Н	Н	L	Н	Н			
ADD	Н	Н	Н	L	L	Н	L	L			
	Н	Н	Н	L	Н	L	Н	Н			
	Н	Н	Н	Н	L	L	Н	Н			
	Н	Н	Н	Н	Н	Н	L	Н			
	Н	L	L	L	L	Н	L	L			
	Н	L	L	L	Н	L	Н	H			
	Н	L	L	Н	L	L	Н	L			
SUBTRACT	Н	L	L	Н	Н	Н	L	L			
SOBTRACT	Н	L	Н	L	L	L	Н	Н			
	Н	L	Н	L	Н	Н	L	Н			
	Н	L	Н	Н	L	Н	L	L			
	Н	L	Н	Н	Н	L	Н	Н			

Function				Outputs				
Tunction	Sel	SelB	Ao	Bo	Cin	So	So	Cout
	L	Н	L	L	L	Н	L	L
	L	Н	L	L	Н	L	Н	Н
	L	Н	L	Н	L	L	Н	Н
	L	Н	L	Н	Н	Н	L	Н
	L	Н	Н	L	L	L	Н	L
	L	Н	H	L	Н	Н	L	L
	L	Н	Н	Н	L	Н	L	L
REVERSE	L	Н	Н	Н	Н	L	Н	Н
SUBTRACT	L	L	L	L	L	L	Н	Н
	L	L	L	L	Н	Н	L	Н
	L	L	L	Н	L	Н	L	L
	L	L	L	Н	Н	L	Н	Н
	L	L	H	L	L	Н	L	L
	L	L	Н	L	Н	L	Н	Н
	L	L	Н	Н	L	L	Н	L
	L	L	Н	Н	Н	Н	L	L





DC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $T_a = -30 \sim +85^{\circ}\text{C}$)

Item	Symbol	1	Test Condition		min	typ	max	Unit
Supply Current	IEE			25 ℃	-	70	86	mA
			Cin		_	_	370	
Input Current	I _{IH}	$V_{IH} = -0.810 \mathrm{V}$	A, B	25 ℃		_	220	μA
•			Sel _A , Sel _B	1	_	_	290	
	IIL	$V_{IL} = -1.850 \text{V}$	25 ℃	0.5	_		μA	
		$V_{IH} = -0.890 \text{V or } V_{I}$	$V_{IH} = -0.890 \text{V or } V_{IL} = -1.890 \text{V}$			_	- ₽.890	
	V _{OH}	$V_{IH} = -0.810 \text{V or } V_{I}$	25 °C	-0.960	_	-0.810	v	
		$V_{IH} = -0.700 \text{V} \text{ or } V_{I}$	85°C	-0.890	_	-0.700		
Output Voltage	Vol	$V_{IL} = -1.890 \text{V} \text{ or } V_{IH} = -0.890 \text{V}$			-1.890		-1.675	
		$V_{IL} = -1.850 \text{V or } V_{I}$	25°C	-1.850	_	-1.650	v	
		$V_{IL} = -1.825 \text{V or } V_{I}$	85° ℃	-1.825	_	-1.615		
		$V_{IHA} = -1.205 \text{V or V}$	$V_{ILA} = -1.500V$	−30° C	-1.080	_	_	
	VOHA	$V_{IHA} = -1.105 \text{V}$ or $V_{ILA} = -1.475 \text{V}$		25 ℃	-0.980	_	_] v
Output Threshold		$V_{IHA} = -1.035 \text{V or V}$	$V_{ILA} = -1.440 \text{V}$	85° ℃	-0.910	_		
Voltage		$V_{ILA} = -1.500 \text{V or V}$	$V_{IHA} = -1.205 \mathrm{V}$	−30° C	_	_	-1.655	
	VOLA	$V_{ILA} = -1.475 \text{V}$ or $V_{IHA} = -1.105 \text{V}$		25 ℃	_	_	-1.630	v
		$V_{ILA} = -1.440 \text{V or V}$	$V_{IHA} = -1.035 \mathrm{V}$	85 ℃	_	_	-1.595	

\blacksquare AC CHARACTERISTICS ($V_{EE}=-3.2\mathrm{V},\ V_{CC}=+2.0\mathrm{V},\ Ta=-30\sim+85^{\circ}\mathrm{C}$)

	Item	Symbol	Input	Output	Test Condition		min	typ	max.	Unit								
						−30° C	1.3		5.8									
			Ao	So	•	25 ℃	1.3		5.4									
						85 ℃	1.1	_	5.8									
	Operand	1				−30° C	1.3	_	5.8									
			\mathbf{B}_{o}	S ₀		25 ℃	1.3		5.4]								
						85 ℃	1.1	_	5.8									
Propagation Delay Time						−30° C	1.0		3.4	1								
Ę.			Cin	So		25° C	1.0	_	3.3	ns								
Dela		t _{PLH} t _{PHL}				85° C	0.9		3.6									
5	Cin					−30° C	1.0		3.4									
gati			Cin	Cout	$R_L = 50\Omega$	25° ℃	1.0		3.3									
ropa						85° C	0.9	_	3.6									
Ā		Select				−30° C	1.3	_	5.8									
			SelA	So		25° ℃	1.3		5.4									
						85° ℃	1.1		5.8									
	Select													− 30° C	1.3	_	5.8	
				SelB	S _o		25° ℃	1.3	_	5.4								
						85 ℃	1.1	_	5.8									
						−30° C	1.0		3.8	ns								
	Rise Time	e				25 ℃	1.1	_	3.7									
						85 ℃	1.1	_	3.9									
				S ₀		−30° C	1.0		3.8	ns								
	Fall Time	t _{THL}				25 ℃	1.1	_	3.7									
						85° C	1.1	_	3.9									






- 1. 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable.
- 2. Wire length should be <6.35mm (1/4 inch) from TPin to input pin and TPout to output pin.
- 3. Unused outputs connected to a 50Ω resistor to ground.

4-bit Arithmetic Logic Unit/Function Generator

The HD10181 is a high-speed arithmetic logic unit capable of performing 16 logic operations and 16 arithmetic operations on two four-bit words. Full internal carry is incorporated for ripple through operation. Arithmetic logic operations are selected by applying the appropriate binary word to the select inputs (S1 through S3) as indicated in the

table of arithmetic/logic functions. Group carry propagate (P_G) and carry generate (G_G) are provided to allow fast operations on very long words using a second order look-ahead. The internal carry is enabled by applying a low level voltage to the mode control input (M).

PIN ARRANGEMENT



■ FUNCTIONS OF PIN NUMBER

Pin No.	Function
13, A2, A1, A0	Word A Inputs
B ₃ , B ₂ , B ₁ , B ₀	Word B Inputs
3, S ₂ , S ₁ , S ₀	Function-Select Inputs
C,	Ripple-Carry Input
M	Mode Control Input
F ₃ , F ₂ , F ₁ , F ₀	Function Outputs
P _G	Carry Propagate Output
Cn+4	Ripple-Carry Output
Gc	Carry-Generate Output


■ FUNCTION TABLE

1. Positive Logic

				_	
	Func Sele			Logic Function (M="H")	Arithmetic Operation (M="L", Cn="L")
$\overline{\overline{S}}_3$	$\overline{\overline{S}}_2$	$\overline{\overline{S}}_1$	\bar{S}_{\circ}	F	F
	L	L	L	$F = \overline{A}$	F = A + 0
L	L	L	Н	$F = \overline{A} + \overline{B}$	$F = A + (A \cdot \overline{B})$
L	L	Н	L	$F = \overline{A} + B$	$F = A + (A \cdot B)$
L	L	Н	Н	F = "H"	$F = A \times 2$
L	Н	L	L	$F = \overline{A} \cdot \overline{B}$	F = (A + B) + 0
L	Н	L	Н	$F = \overline{B}$	$F = (A + B) + (A \cdot \overline{B})$
L	Н	Н	L	$F = A \cdot B$	F = A + B
L	Н	Н	Н	$F = A + \overline{B}$	F = A + (A + B)
Н	L	L	L	$F = \overline{A} \cdot B$	$F = (A + \overline{B}) + 0$
Н	Ľ	L	Н	$F = A \oplus B$	F = A - B - 1
Н	L	Н	L	F = B	$\mathbf{F} = (\mathbf{A} + \overline{\mathbf{B}}) + (\mathbf{A} \cdot \mathbf{B})$
Н	L	Н	Н	F = A + B	$F = (A + \overline{B}) + A$
Н	Н	L	L	F = "L"	F = -1 (two's complement)
Н	Н	L	Н	$F = A \cdot \overline{B}$	$F = (A \cdot \overline{B}) - 1$
Н	Н	Н	L	$F = A \cdot B$	$F = (A \cdot B) - 1$
Н	Н	Н	Н	F = A	F = A - 1

2. Negative Logic

	г			Logic Function	Arithmetic Operation
Function Select		(M="H")	(M="L", Cn="H")		
		-			F
S ₃	S2	S_1	S_0	F	F
L	L	L	L	$F = \overline{A}$	F = A - 1
L	L	L	Н	$F = \overline{A + B}$	$F = A + (A + \overline{B})$
L	L	Н	L	$F = \overline{A} \cdot B$	F = A + (A + B)
L	L	Н	Н	F = "L"	$F = A \times 2$
L	Н	L	L	$F = \overline{A \cdot B}$	$\mathbf{F} = (\mathbf{A} \cdot \mathbf{B}) - 1$
L	Н	L	Н	$F = \overline{B}$	$F = (A \cdot B) + (A + \overline{B})$
L	Н	Н	L	$F = A \oplus B$	F = A + B
L	Н	Н	Н	$F = A \cdot \overline{B}$	$F = A + (A \cdot B)$
Н	L	L	L	$F = \overline{A} + B$	$F = (A \cdot \overline{B}) - 0$
Н	L	L	Н	$F = A \cdot B$	F = A - B - 1
Н	L	Н	L	. F = B	$F = (A \cdot \overline{B}) + (A + B)$
Н	L	Н	Н	$F = A \cdot B$	$F = (A \cdot \overline{B}) + A$
Н	Н	L	L	F = "H"	F = -1 (two's complement)
Н	Н	L	Н	$F = A + \overline{B}$	$F = (A + \overline{B}) + 0$
Н	Н	Н	L	F = A + B	F = (A + B) + 0
	Н	Н	Н	F = A	F = A + 0



DC CHARACTERISTICS ($V_{EE} = -5.2 \text{V}$, $Ta = -30 \sim +85 ^{\circ}\text{C}$)

			Test Condition		min	typ	max	Unit
Item	Symbol		Test Condition	25°C	_	_	145	mA
Supply Current	IEE		B ₀ , B ₁ , B ₂ , B ₃			_	245	
			A ₀ , A ₁ , A ₂ , A ₃				220	
		0.01037	S ₃ , M	25° C		_	200	μΑ
Input Current	I_{IH}	$V_{IH} = -0.810 \text{V}$	S ₀ , S ₁ , S ₂	200			265	
Input Case			C _n				290	
		1 0001	Cn	25°C	0.5	_	_	μ
	IIL	$V_{IL} = -1.850 \text{V}$	1 000V	− 30° C	-1.060		-0.890	
		$V_{IH} = -0.890 \text{ V}, V_{IL}$		25°C	-0.960		-0.810	١ ١
	V _{OH}	$V_{IH} = -0.810 \text{V}, V_{IL}$	85°C	-0.890		-0.700	1	
Output Voltage		$V_{IH} = -0.700 \text{ V}, V_{IL}$		-30°C	-2.000		-1.675	
Output Total		$V_{IH} = -0.890 \text{ V}, V_{IL}$		25°C	-1.990		-1.650	1.
	Vol	$V_{IH} = -0.810 \text{ V}, V_{IL}$		85°C	-1.920		-1.615	1
		$V_{IH} = -0.700 \text{ V}, V_{IL}$		-30°C	-1.080	_	_	
		$V_{IHA} = -1.205 \text{V}, V_{IHA}$		25°C	-0.980		-	1 .
	VOHA	$V_{IHA} = -1.105 \text{V}, V_{IHA}$		85°C	-0.910	_	_	1
Output Threshold		$V_{IHA} = -1.035 \text{V}, V_{IHA} = -1.035 \text{V}$		-30°C		_	-1.655	
Voltage		$V_{IHA} = -1.205 \text{V}, V$		25°C			-1.630	1
	Vola	$V_{IHA} = -1.105 \text{V}, V$		85°C	-		-1.595	7
	1	$V_{IHA} = -1.035 \text{V}, V$	ILA = -1,440 V		1			_

\blacksquare AC CHARACTERISTICS ($V_{EE}=-3.2\mathrm{V},\ V_{CC}=+2.0\mathrm{V},\ Ta=-30\sim+85^{\circ}\mathrm{C},\ R_L=50\,\Omega$)

	Symbol	Input	Output	$\frac{V_{CC} = +2.0\text{V}, \ Ta-}{\text{High level input}^*}$	Ta	min	typ	max	Uı
Item	Symbol	Input	Output		−30° C	1.0	_	5.1	
					25°C	1.1	3.1	5.0	
D	t _{PLH}				85 ℃	1.1	_	5.4	
Propagation					−30° C	1.0		5.1	1
Delay Time	•				25 °C	1.1	3.1	5.0	
	t _{PHL}				85° ℃	1.1		5.4	
		c,	C,+4	A ₀ , A ₁ , A ₂ , A ₃	−30° C	1.0	_	3.2	4
Rise Time	t _{TLH}				25 °C	1.0	2.0	3.0	_
Rise Time	l lln				85 °C	1.0		3.2	4
	+	1			−30° C	1.0		3.2	4
Fall Time	t _{THL}				25 ℃	1.0	2.0	3.0	4
	*1#2				85° ℃	1.0		3.2	4
					− 30° C	1.7		7.2	_
	torn	t_{PLH}			25° ℃	2.0	4.5	7.0	4
Propagation	VPL"				85° ℃	2.0	_	7.5	4
• -		1			−30° C	1.7	_	7.2	4
Delay Time	tphL				25 ℃	2.0	4.5	7.0	4
		-			85° ℃	2.0		7.5	4
		- C.	F ₁	A ₀	−30° C	1.3	_	5.3	4
Rise Time	t _{TLH}				25 ℃	1.5	3.0	5.0	4
Rise Time	1				85° ℃	1.5		5.3	4
	_	-			−30° C	1.3		5.3	4
Fall Time	t _{THL}				25 ℃	1.5	3.0	5.0	4
ran Time	1 1112				85 ℃	1.5		5.3 (to be c	



AC CHARACTERISTICS ($V_{EE} = -3.2 \text{V}$, $V_{CC} = +2.0 \text{V}$, $T_a = -30 \sim +85 ^{\circ}\text{C}$, $R_L = 50 \Omega$)

				, . ee 2.0v, 1	~ 00	, 00 0	. 111 3	() & 2 / /	
Item	Symbol	Input	Output		Ta	min			77
			-		-30°C		typ	max 10.4	- Ui
	t_{PLH}				25°C		6.5	10.4	-
Propagation					85°C		- 0.3	10.0	_
Delay Time		-			-30°C			10.8	_
	t_{PHL}				25°C			10.4	_
		1.			85°C		6.5	10.0	_
		A ₁	F1		-30°C			10.8	
Rise Time	t _{TLH}							5.4	_
					25°C		3.0	5.0	
		1			85°C	1.5		5.3	
Fall Time	t _{THL}					1.3		5.4	_
					25°C	1.5	3.0	5.0	_
					85°C	1.5		5.3	
	t_{PLH}					1.6		7.0	
Propagation	1, 2, 2, 1				25°C	2.0	5.0	6.5	
Delay Time		1			85° ℃	2.0	_	7.0	1
Belay Time	t_{PHL}				− 30° C	1.6	_	7.0	7
	PHL				25 ℃	2.0	5.0	6.5	1
		A 1	PG	S ₀ , S ₃	85° ℃	2.0	_	7.0	7
Rise Time					_30°C	0.8	_	3.7	1
Time	t_{TLH}				25 ℃	1.1	2.0	3.5	
					85 ℃	1.1	_	3.8	1
Fall Time	t_{THL}				−30°C	0.8	_	3.7	1
Fall Time	t _{THL}				25 ℃	1.1	2.0	3.5	†
					85 °C	1.1	T -	3.8	1
					− 30° C	1.1		7.4	ns
ъ.	t_{PLH}				25 ℃	2.0	4.5	7.0	1
Propagation					85 ℃	1.3		7.7	-
Delay Time					− 30° C	1.1			
	t _{PHL}				25°C	2.0	4.5	7.4	
		.			85 ℃	1.3	-	7.0	
		A 1	Gc	A_0 , A_2 , A_3 , C_n	-30°C	1.2	_	7.7	
Rise Time	t _{TLH}				25°C	1.5		5.1	
					85°C	1.2	4.0	5.0	
					-30°C	1.2		5.3	
Fall Time	t _{THL}				25°C			5.1	
					85°C	1.5	4.0	5.0	
					-30°C	1.2		5.3	
	t _{PLH}					1.7		7.3	
Propagation					25°C	2.0	5.0	7.0	
Delay Time					85°C	2.0		7.8	
-	t_{PHL}				-30°C	1.7		7.3	
					25°C	2.0	5.0	7.0	
		A 1	Cn+4	A ₀ , A ₂ , A ₃ , C _n	85 ℃	2.0		7.8	
Rise Time	t _{TLH}				_30°C	1.0		3.1	
		1]	25 ℃	1.0	2.0	3.0	
		1		-	85° C	1.0	_	3.2	
Fall Time	t mus			1	_30°C	1.0	_	3.1	
- Inc	t _{THL}				25 ℃	1.0	2.0	3.0	
					85 °C	1.0	_	3.2	

(to be continued)

 $\blacksquare \text{AC CHARACTERISTICS } (\textit{V}_{EE} = -3.2\text{V}, \textit{V}_{CC} = +2.0\text{V}, \textit{T}_{a} = -30 \sim +85^{\circ}\text{C}, \textit{R}_{L} = 50~\Omega)$

Item	Symbol	Input	Output	High level input*	Ta	min	typ	max	Uni
					−30° C	2.7		11.3	
Propagation	t_{PLH}				25 ℃	3.0	8.0	11.0	
Delay Time					85 ℃	3.0		11.9	
					−30° C	1.2		5.3	
Rise Time	t _{TLH}	\mathbf{B}_1	F ₁	S ₃ , C _n	25 ℃	1.5	3.5	5.0	
Risc Time	1				85° C	1.5	_	5.3	
					−30° C	1.2	_	5.3	
Fall Time	t _{THL}				25°C	1.5	3.5	5.0	
ran rime	77112				85° C	1.5	_	5.3	
					−30° C	1.6	_	7.7	
	t_{PLH}				25 ℃	2.0	6.0	7.5	
Propagation	*****				85 ℃	2.0		8.0	
		-			−30° C	1.6	_	7.7	
Delay Time	t _{PHL}				25 ℃	2.0	6.0	7.5	
	PHL				85° C	2.0	_	8.0	
		Вı	PG	S ₀ , S ₃	− 30° C	1.0	_	3.6	
n. m				-	25°C	1.1	2.0	3.5	1
Rise Time	t _{TLH}				85° C	1.1	_	3.9	
	-	-			−30° C	1.0	_	3.6	1
- u m	Time t _{THL}				25 ℃	1.1	2.0	3.5	
Fall Time					85° C	1.1		3.9	1
			-		− 30° C	1.7		8,2	1
					25°C	2.0	6.0	8.0	r
	t _{PLH}				85°C	2.0		8.6	
Propagation		-			− 30° C	1.7	_	8.2	1
Delay Time	1.				25 °C	2.0	6.0	8.0	
	t _{PHL}				85°C	2.0	_	8.6	
		B ₁	GG	S ₃ , C _n	−30° C	1.4		5.2	1
					25°C	1.5	3.0	5.0	7
Rise Time	t _{TLH}				85 ℃	1.2	_	5.4	1
		4			−30° C	1.4		5.2	1
					25 ℃	1.5	3.0	5.0	1
Fall Time	t _{THL}				85 ℃	1.2	_	5.4	7
		-	-		− 30 °C	1.8		8.2	1
					25°C	2.0	6.0	8.0	7
	t _{PLH}				85°C	2.0	_	8.7	7
Propagation		-			− 30° C	1.8	 -	8.2	7
Delay Time					25°C	2.0	6.0	8.0	7
	t _{PHL}				85°C	2.0	_	8.7	7
		- B ₁	C 1+4	S ₃ , C _n	-30°C	0.9	_	3.1	1
					25°C	1.0	2.0	3.0	1
Rise Time	t _{TLH}				85°C	1.0		3.2	
		4			−30°C	0.9		3.1	1
					25°C	1.0	2.0	3.0	-
Fall Time	t _{THL}	ı		1	23 0	1.0		3.2	\dashv



T.	10	т.	T -	,, 14	30	1 65 0,	$n_L - 30$			
Item	Symbol	Input	Output	High level input*	Ta	min	typ	max	Uni	
					−30° C	2.4		10.3		
Propagation	t _{PLH}				25 ℃	3.0	6.5	10.0		
					85° C	3.0	_	10.8	7	
Delay Time		1			−30° C	2.4	_	10.3	7	
	t _{PHL}				25 ℃	3.0	6.5	10.0	1	
		м	F,		85 ℃	3.0	_	10.8	7	
-		1			_30°C	1.1	_	5.1	1	
Rise Time	t _{TLH}				25 ℃	1.5	4.0	5.0	1	
					85° C	1.5	_	5.3	1	
E 11 m					_30°C	1.1		5.1	1	
Fall Time	t _{THL}				25° ℃	1.5	4.0	5.0	1	
	-				85° ℃	1.5	_	5.3	1	
					−30° C	2.5	_	10.7	1	
.	t_{PLH}				25 ℃	3.0	6.5	10.0	İ	
Propagation					85° ℃	3.0	_	10.8	1	
Delay Time					−30° C	2.5	_	10.7	1	
	t _{PHL}		F,		25 ℃	3.0	6.5	10.0		
		Sı		4 D	85° C	3.0		10.8	-	
		5,	F1	A_1, B_1	− 30° C	1.0	T	5.4		
Rise Time	t _{TLH}				25 ℃	1.5	3.0	5.0		
· · · · · · · · · · · · · · · · · · ·					85° C	1.5		5.4		
					− 30° C	1.0	_	5.4		
Fall Time	t _{THL}				25 ℃	1.5	3.0	5.0		
					85 ℃	1.5	_	5.4		
					−30° C	1.7		8.3	ns	
	t_{PLH}					25 ℃	2.0	6.0	8.0	
Propagation					85° C	2.0		8.4		
Delay Time					−30° C	1.7	_	8.3		
	t _{PHL}				25 ℃	2.0	6.0	8.0		
			_		85° C	2.0		8.4		
		Sı	P _G	A ₃ , B ₃	−30° C	0.8	_	5.1		
Rise Time	t _{TLH}				25° ℃	1.1	3.0	5.0		
					85° C	1.1		5.2		
			1		− 30° C	0.8		5.1		
Fall Time	t _{THL}				25° ℃	1.1	3.0	5.0		
			.		85°C	1.1		5.2		
					−30°C	1.6		9.3		
	tPLH			ļ	25°C	2.0	6.0			
Propagation			ŀ	-	85°C	2.0	-	9.0		
Delay Time				 	-30°C			9.9		
	t _{PHL}			-	25°C	2.0	6.0	9.3		
				-	85°C		6.0	9.0		
		Sı	Cn+4	A3, B3	-30°C	2.0		9.9		
Rise Time	t _{TLH}			+		0.9	-	5.3		
				-	25°C	1.1	3.0	5.0		
				-	85°C	1.0		5.2		
Fall Time	t _{THL}				-30°C	0.9		5.3		
	""			-	25°C	1.1	3.0	5.0		
					85 ℃	1.0	-	5.2		

(to be continued)


\blacksquare AC CHARACTERISTICS ($V_{EE}=-3.2\mathrm{V},\ V_{CC}=+2.0\mathrm{V},\ Ta=-30\sim+85^{\circ}\mathrm{C},\ R_L=50\,\Omega$)

74	Symbol	Input	Output	High level input*	Ta	min	typ	max	Uni
Item	Symbol		o unipari		−30° C	1.5	_	9.6	
					25 ℃	2.0	6.0	9.0	
Propagation	t _{PLH}	PLH			85°C	1.9	_	9.7	
Delay Time tphL					− 30° C	1.5	_	9.6	
					25°C	2.0	6.0	9.0	ns
	LPHL				85° C	1.9	_	9.7	
		Sı	GG	A ₃ , B ₃	−30° C	0.8	_	6.2	」"
				31 00		25° ℃	0.8	3.0	6.0
Rise Time	t _{TLH}				85 °C	0.8	_	6.5	
					− 30° C	0.8		6.2	
	١.		1		25°C	0.8	3.0	6.0	
Fall Time	t _{THL}				85°C	0.8	_	6.5	

*: Other inputs are open, or connected to +0.31V.

SWITCHING TIME TEST CIRCUIT


 V_{EE}




- 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable.
 Wire length should be <6.35mm (1/4 inch) from TPin to input pin and TPout to output pin.
 Unused outputs connected to a 50Ω resistor to ground
- ground.

Dual 4-5-input OR/NOR Gates

PIN ARRANGEMENT



CIRCUIT SCHEMATIC



\blacksquare DC CHARACTERISTICS ($V_{\it EE} = -5.2 { m V}, T_a = -30 \sim +85 { m ^{\circ}C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
Supply Current	I_{EE}		25 ℃	_	11	14	mA
Input Current	I_{IH}	$V_{IH} = -0.810 \mathrm{V}$		_	_	265	μA
	I_{IL}	$V_{IL} = -1.850 \mathrm{V}$	25° ℃	0.5	_	_	μA
		$V_{IH} = -0.890 \text{V} \text{ or } V_{IL} = -1.890 \text{V}$	-30°C	-1.060		-0.890	ļ ,
	V_{OH}	$V_{IH} = -0.810 \text{V}$ or $V_{IL} = -1.850 \text{V}$	25 ℃	-0.960	_	-0.810	v
Output Voltage		$V_{IH} = -0.700 \text{V}$ or $V_{IL} = -1.825 \text{V}$	85 °C	-0.890	_	-0.700	1
		$V_{IL} = -1.890 \mathrm{V}$ or $V_{IH} = -0.890 \mathrm{V}$	− 30° C	-1.890	_	-1.675	
	V _{OL}	$V_{IL} = -1.850 \mathrm{V}$ or $V_{IH} = -0.810 \mathrm{V}$	25 ℃	-1.850	_	-1.650	v
		$V_{IL} = -1.825 \text{V} \text{ or } V_{IH} = -0.700 \text{V}$	85 °C	-1.825	_	-1.615	
		$V_{IHA} = -1.205 \mathrm{V}$ or $V_{ILA} = -1.500 \mathrm{V}$	−30°C	-1.080	_	_	
	V _{OHA}	$V_{IHA} = -1.105 \text{V}$ or $V_{ILA} = -1.475 \text{V}$	25 ℃	-0.980	_	_	v
Output Threshold		$V_{IHA} = -1.035 \text{V}$ or $V_{ILA} = -1.440 \text{V}$	85 °C	-0.910	_	_	
Voltage		$V_{ILA} = -1.500 \mathrm{V}$ or $V_{IHA} = -1.205 \mathrm{V}$	− 30° C	_	_	-1.655	
	VOLA	$V_{ILA} = -1.475 \text{V}$ or $V_{IHA} = -1.105 \text{V}$	25°C	_	_	-1.630	v
		$V_{ILA} = -1.440 \text{V}$ or $V_{IHA} = -1.035 \text{V}$	85 ℃	-	_	-1.595	


AC CHARACTERISTICS ($V_{EE} = -3.2 \text{V}$, $V_{cc} = +2.0 \text{V}$, $T_a = 25 ^{\circ}\text{C}$)

		, , , 20	0)			
Item	Symbol	Test Condition	min	typ	max	Unit
Propagation Delay Time	t_{PLH}		0.95	_	1.55	
,	t _{PHL}	$R_L = 50\Omega$	0.95	_	1.55	1
Rise/Fall Time	t _{TLH}	100	0.90	-	2.50	ns
	t _{THL}		0.90	_	2.50	1
ote) Please refer to test circuit and	waveform of some :					


Note) Please refer to test circuit and waveform of common item.

Dual 3-input 3-output OR Gates

PIN ARRANGEMENT



CIRCUIT SCHEMATIC



DC CHARACTERISTICS ($V_{EE} = -5.2 \text{V}$, $Ta = -30 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Uni
Supply Current	I _{EE}		25 ℃	_	30	38	mΆ
Supply Current	III	$V_{i\mu} = -0.810 \text{V}$		_	_	410	μΑ
Input Current	IIL	$V_{IL} = -1.850 \text{V}$	— 25°C	0.5		_	μ
	112	$V_{IH} = -0.890 \text{V}$ or $V_{IL} = -1.890 \text{V}$	−30° C	-1.060	_	-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{V}$ or $V_{IL} = -1.850 \text{V}$	25 °C	-0.960		-0.810	,
	1 ""	$V_{IH} = -0.700 \text{V or } V_{IL} = -1.825 \text{V}$	85° C	-0.890	_	-0.700	
Output Voltage		$V_{II} = -1.890 \text{V}$ or $V_{IH} = -0.890 \text{V}$	−30° C	-1.890	_	-1.675	
	Vol	$V_{IL} = -1.850 \text{V}$ or $V_{IH} = -0.810 \text{V}$	25 °C	-1.850	_	-1.650	
		$V_{IL} = -1.825 \text{V}$ or $V_{IH} = -0.700 \text{V}$	85° ℃	-1.825	_	-1.615	
		$V_{IHA} = -1.205 \text{V}$ or $V_{ILA} = -1.500 \text{V}$	−30° C	-1.080	_		
	VOHA	$V_{IHA} = -1.105 \text{V}$ or $V_{ILA} = -1.475 \text{V}$	25 ℃	-0.980	_		
Output Threshold		$V_{IHA} = -1.035 \text{V}$ or $V_{ILA} = -1.440 \text{V}$	85 ℃	-0.910		_	
Voltage		$V_{ILA} = -1.500 \text{V}$ or $V_{IHA} = -1.205 \text{V}$	-30°C	_		-1.655	
	VOLA	$V_{ILA} = -1.475 \text{V}$ or $V_{IHA} = -1.105 \text{V}$	25°C	-	_	-1.630	
	1 02/	$V_{ILA} = -1.440 \text{V}$ or $V_{IHA} = -1.035 \text{V}$	85 ℃	_	_	-1.595	


\blacksquare AC CHARACTERISTICS ($V_{EE}=-3.2\mathrm{V},\ V_{CC}=+2.0\mathrm{V},\ Ta=25^{\circ}\mathrm{C}$)

Item	Symbol	Test Condition	min	typ	max	Uni
Item	t _{PLH}		0.95	1.5	2.5	
Propagation Delay Time Rise/Fall Time	t _{PHL}	$R_L = 50\Omega$	0.95	0.95 1.5 2	2.5	
	t _{TLH}		0.90	1.5	2.5	ns
	t _{THL}		0.90	1.5	2.5	


Note) Please refer to test circuit and waveform of common item.

Dual 3-input 3-output NOR Gates

PIN ARRANGEMENT



■ CIRCUIT SCHEMATIC



DC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
Supply Current	IEE		25 ℃	-	_	38	mA
Input Current	I_{IH}	$V_{IH} = -0.810 \mathrm{V}$	0.00	_	T -	410	μΑ
	IIL	$V_{IL} = -1.850 \mathrm{V}$	25° ℃	0.5		_	μA
		$V_{IL} = -1.890 \mathrm{V}$ or $V_{IH} = -0.890 \mathrm{V}$	−30° C	-1.060	_	-0.890	
	V _{OH}	$V_{IL} = -1.850 \text{V}$ or $V_{IH} = -0.810 \text{V}$	25 ℃	-0.960	_	-0.810	v
Output Voltage		$V_{IL} = -1.825 \text{V} \text{ or } V_{IH} = -0.700 \text{V}$	85° C	-0.890	_	-0.700	
		$V_{IH} = -0.890 \text{V} \text{ or } V_{IL} = -1.890 \text{V}$	−30° C	-1.890	_	-1.675	
	Vol	$V_{IH} = -0.810 \text{V}$ or $V_{IL} = -1.850 \text{V}$	25°C	-1.850	_	-1.650	v
		$V_{IH} = -0.700 \text{V} \text{ or } V_{IL} = -1.825 \text{V}$	85° C	-1.825		-1.615	
		$V_{ILA} = -1.500 \text{V}$ or $V_{IHA} = -1.205 \text{V}$	−30° C	-1.080	-	_	
	VOHA	$V_{ILA} = -1.475 \text{V}$ or $V_{IHA} = -1.105 \text{V}$	25 ℃	-0.980		_	v
Output Threshold		$V_{ILA} = -1.440 \text{V}$ or $V_{IHA} = -1.035 \text{V}$	85° ℃	-0.910		_	
Voltage		$V_{IHA} = -1.205 \text{V}$ or $V_{ILA} = -1.500 \text{V}$	−30° C	_		-1.655	
	VOLA VI	$V_{IHA} = -1.105 \text{V}$ or $V_{ILA} = -1.475 \text{V}$	25°C	_	_	-1.630	v
		$V_{IHA} = -1.035 \text{V or } V_{ILA} = -1.440 \text{V}$	85° C	_	_	-1.595	

EAC CHARACTERISTICS ($V_{EE} = -3.2\text{V}$, $V_{cc} = +2.0\text{V}$, $Ta = 25^{\circ}\text{C}$)

Item	[C 1 1]				т	
Item	Symbol	Test Condition	min	typ	max	Unit
Propagation Delay Time	t _{PLH}		0.95	1.5	2.5	
ropagation Delay Time	t _{PHL}	R_L =50 Ω	0.95	1.5	2.5	1
Rise/Fall Time	t _{TLH}		0.90	1.5	2.5	ns
Rise/Fail Time	t _{THL}		0.90	1.5	2.5	1


Note) Please refer to test circuit and waveform of common item.

High Speed Dual D-type Latches

The HD10230 is a clocked dual D type latch. Each latch may be clocked separately by holding the common clock in the low state, and using the clock enable inputs for the clocking function. If the common clock is to be used to clock the latch, the clock enable $\overline{(CE)}$ inputs must be in the low state. In this mode, the enable inputs perform the function of controlling the common clock $\overline{(C)}$. Any

change at the D input will be reflected at the output while the clock is low. The outputs are latched on the positive transition of the clock. While the clock is in the high state, a change in the information present at the data reset inputs do not override the clock and D inputs. They are effective only when either \overline{C} or \overline{CE} or both are high.

PIN ARRANGEMENT



FUNCTION

D	<u>C</u>	Ēε	Q _{n+1}
L	L	L	L
Н	L	L	Н
×	L	Н	Q,
×	Н	L	Q,
×	Н	Н	Q,

×: Don't Care


DC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)


Item	Symbol	Test Cond	lition		min	typ	max	Unit
Supply Current	IEE			25 ℃		_	41	mA
Supp.,			\overline{C}_{E}		-	_	255	
	I _{IH}	$V_{IH} = -0.810 \text{V}$	Ē	25 ℃	_	_	310	μΑ
Input Current	1111		Other inputs		-		355	
	IIL	$V_{IL} = -1.850 \text{V}$	$V_{IL} = -1.850 \mathrm{V}$			_	_	μA
		$V_{IH} = -0.890 \text{V or } V_{IL} = -1.89$	$V_{IH} = -0.890 \text{V}$ or $V_{IL} = -1.890 \text{V}$			_	-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{V or } V_{IL} = -1.85$	25° ℃	-0.960		-0.810	v	
		$V_{IH} = -0.700 \text{V or } V_{IL} = -1.82$	25 V	85° C	-0.890	_	-0.700	
Output Voltage		$V_{IL} = -1.890 \text{V or } V_{IH} = -0.89$	−30° C	-1.890	•	-1.675		
	V _{OL}	$V_{IL} = -1.850 \text{V or } V_{IH} = -0.81$	25° ℃	-1.850	_	-1.650	V	
		$V_{IL} = -1.825 \text{V or } V_{IH} = -0.70$	85° ℃	-1.825	_	-1.615		
		$V_{IHA} = -1.205 \text{V or } V_{ILA} = -1$.500V	−30° C	-1.080	_		
	V _{OHA}	$V_{IHA} = -1.105 \text{V}$ or $V_{ILA} = -1.475 \text{V}$		25° ℃	-0.980			v
Output Threshold		$V_{IHA} = -1.035 \text{V or } V_{ILA} = -1$	$V_{IHA} = -1.035 \text{V or } V_{ILA} = -1.440 \text{V}$		-0.910			
Voltage		$V_{ILA} = -1.500 \text{V}$ or $V_{IHA} = -1.205 \text{V}$		−30° C	_	_	-1.655	
-	VOLA	$V_{ILA} = -1.475 \text{V or } V_{IHA} = -1$	$V_{ILA} = -1.475 \text{V}$ or $V_{IHA} = -1.105 \text{V}$				-1.630	v
		$V_{ILA} = -1.440 \text{V or } V_{IHA} = -1$.035 V	85° ℃	_	_	-1.595	


EAC CHARACTERISTICS ($V_{EE} = -3.2 \text{V}$, $V_{cc} = +2.0 \text{V}$, $T_a = 25 ^{\circ}\text{C}$)

Item	Symbol	Input	Output	Test Condition	min	typ	max	Unit
	t_{PLH}	\overline{C} , \overline{C}_E	Q, \overline{Q}		T	1.2	2.0	
t_{PHL} Propagation t_{PLH} Delay Time t_{PHL} t_{PLH}	C, Cr	ય, ય		_	1.2	2.0	1	
	t_{PLH}	D	Q, Q		_	1.0	1.8	1
	t _{PHL}		D &, &			1.0	1.8	ns
	t_{PLH}	S, R Q, Q	0 0	$R_L = 50\Omega$, $C_L = 3.5 \text{pF}$		1.2	2.0	1
	t_{PHL}	5, K	w, w		_	1.2	2.0	1
Rise/Fall	t _{TLH}	_	Q, Q		_	1,5	2.5	
Time	t _{THL}		ય, પ			1.5	2.5	ns
Setup Time	t su	Ē→ D	Q, Q		_	_	2.0	ns
Hold Time	t _A	C→D	પ, પ		_	_	1.0	ns

SWITCHING TIME TEST CIRCUIT







- 1. 50Ω termination to ground located in each scope channel input. All input and output cables to the scope and equal lengths of 50Ω coaxial cable.
- 2. Wire length should be <6.35mm (1/4 inch) from TPin to input pin and TPout to output pin.
- t_{SU} is the minimum time before the positive transition of the clock pulse that information must be present at the data.
- th is the minimum time after the positive transition of the clock pulse that information must remain unchanged at the data.
- Input Pulse; t_{TLH}=t_{THL}=1.5±0.2ns (20% to 80%).


High Speed Dual D-type Master-Slave Flip Flops

The HD10231 is a dual master-slave type D flip-flop. Asynchronous Set(S) and Reset(R) override Clock $(\overline{C_C})$ and Clock Enable (\overline{CE}) inputs. Each flip-flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip-flop, the Clock Enable inputs must be in the

low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data(D) input will not affect the output information at any other time due to master-slave construction.

PIN ARRANGEMENT



FUNCTION TABLE

• R-S

R	S	Q_{n+1}	$\overline{\overline{Q}}_{n+1}$
L	L	Q,	Q,
L	Н	Н	L
Н	L	L	Н
Н	Н	×	×

×: Don't Care

• CLOCK

С	D	Q_{n+1}
L	×	Q,
t	L	L
†	Н	Н

1. ×: Don't Care

to high

2. $C = \overline{C}_E + \overline{C}_C$ 3. † : transition from low

DC CHARACTERISTICS ($V_{EE} = -5.2\text{V}$, $Ta = -30 \sim +85^{\circ}\text{C}$)


Item	Symbol	Test Condit	ion		min	typ	max	Unit
Supply Current	IEE			25 ℃	_	52	65	mA
ouppi)			D, CE		_	_	220	
	IIH	$V_{IH} = -0.810 \text{V}$	C	25 ℃		_	290	μA
Input Current			S, R				410	
	I _{IL}	$V_{IL} = -1.850 \mathrm{V}$		25 ℃	_	_	0.5	μA
		$V_{IH} = -0.890 \text{V or } V_{IL} = -1.890 \text{V}$	I	− 30° C	-1.060	_	-0.890	
	V _{OH}	$V_{IH} = -0.810 \text{V or } V_{IL} = -1.850 \text{V}$	25 ℃	-0.960	_	-0.810	V	
		$V_{IH} = -0.700 \text{V or } V_{IL} = -1.825 \text{V}$	J	85 °C	-0.890	-	-0.700	
Output Voltage		$V_{IL} = -1.890 \text{V}$ or $V_{IH} = -0.890 \text{V}$	−30°C	-1.890	_	-1.675		
	V _o L	$V_{IL} = -1.850 \text{V} \text{ or } V_{IH} = -0.810 \text{V}$	25 °C	-1.850	_	-1.650	v	
		$V_{IL} = -1.825 \text{V}$ or $V_{IH} = -0.700 \text{V}$	V	85 ℃	-1.825	_	-1.615	
		$V_{IHA} = -1.205 \text{V}$ or $V_{ILA} = -1.50$	00 V	− 30° C	-1.080	_		
	VOHA	$V_{IHA} = -1.105 \text{V or } V_{ILA} = -1.47$	75 V	25 ℃	-0.980	_		v
Output Threshold		$V_{IHA} = -1.035 \text{V or } V_{ILA} = -1.4$	40 V	85 °C	-0.910	_		
Voltage		$V_{ILA} = -1.500 \text{V or } V_{IHA} = -1.20$	$V_{ILA} = -1.500 \text{V}$ or $V_{IHA} = -1.205 \text{V}$			_	-1.655	
Voltage	VOLA	$V_{ILA} = -1.475 \text{V or } V_{IHA} = -1.1$	25°C	_	_	-1.630	v	
		$V_{ILA} = -1.440 \text{V or } V_{IHA} = -1.0$	85°C	_	_	-1.595		

EXECUTE: AC CHARACTERISTICS ($V_{EE} = -3.2\text{V}$, $V_{CC} = +2.0\text{V}$, $T_a = -30 \sim +85^{\circ}\text{C}$)

Item	Symbol	Input	Output	Test Condition	n	min	typ	max	Un
					-30°C	1.4	-	3.4	
	tplH			5	25°C	1.5	T -	3.3	7
		Ē, Ē _E	Q, Q		85° C	1.5	_	3.7	7
	1	0, 02	4, 4		−30° C	1.4	_	3.4	7
	t _{PHL}		1		25 ℃	1.5	_	3.3	
					85 ℃	1.5	_	3.7	1
					− 30° C	1.0	_	3.4	
	t _{PLH}				25 °C	1.1	_	3.3	1
Propagation		s	Q, Q		85° ℃	1.1	_	3.7	
Delay Time		٥	4, 4		−30° C	1.0	_	3.4	ns
	t_{PHL}				25 ℃	1.1	_	3.3	1
				85° ℃	1.1	-	3.7		
				−30° C	1.0	_	3.4		
	t_{PLH}	R	Q, Q	$R_L = 50\Omega$,	25 ℃	1.1	_	3.3	
					85 ℃	1.1	_	3.7	
					−30° C	1.0	_	3.4	
	t _{PHL}				25 ℃	1.1	_	3.3	
					85° ℃	1.1	_	3.7	
					− 30° C	0.9	_	3.3	
Rise Time	t _{TLH}				25 ℃	1.0	-	3.1	ns
			Q, Q		85 ℃	1.0	_	3.5	
			۹, ۹		− 30° C	0.9		3.3	
Fall Time	t _{THL}				25 ℃	1.0		3.1	ns
					85° ℃	1.0	_	3.5	
Setup Time	t su	$D \rightarrow \overline{C}$	$Q, \ \overline{Q}$	Ī	25° ℃	-	_	1.0	ns
Hold Time	t _h		જ, જ		25° ℃	_	_	0.75	ns
Max. Toggle	Max Toggle			− 30° C	200	_	_		
Frequency	f Tog	_ -	-		25°C	200	250	_	MH:
					85 ℃	200	_		

■ TEST CIRCUIT OF AC CHARACTERISTICS


1. Toggle Frequency



Notes)

- 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable.
 Wire length should be <6.35mm (1/4 inch) from TPin to input pin TPout to output pin.

2. Switching Time




Notes)

- 50Ω termination to ground located in each scope channel input. All input and output cables to the scope are equal lengths of 50Ω coaxial cable.
 Wire length should be <6.35mm (1/4 inch) from TPin to input pin and TPout to output pin.
- 3. t_{SU} is the minimum time before the positive transition of the clock pulse that information must be present at the data.
- 4. th is the minimum time after the positive transition of the clock pulse that information must remain unchanged at data.
- 5. Input Pulse; t_{TLH}=t_{THL}=1.5±0.2ns (20% to 80%).


HD100K Series

Triple 5-input OR/NOR Gates

PIN ARRANGEMENT



■LOGIC DIAGRAM



DC CHARACTERISTICS ($V_{EE}=-4.5\mathrm{V},\ V_{cc}=\mathrm{GND},\ Ta=0\sim+85^{\circ}\mathrm{C}$)


Item	Symbol	Test Condition	ı	min	typ	max	Unit
Supply Current	I _{EE}	All input open		18	26	38	mA
Input Current	I _{IH}	$V_{IN} = V_{IH \text{ max}}$	•	_		350	μA
	I _{IL}	$V_{IN} = V_{IL}$ min			_	_	μA
Output Voltage	V_{OH}	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_{IL \text{ min}}$	$R_L = 50\Omega$	-102 5	-955	-880	mV
	Vol		$V_{TT} = -2.0 \mathrm{V}$	-1810	-1705	-1620	mV
Output Threshold Voltage	V_{oHC}	$V_{IN} = V_{IH \text{ min}} \text{ or } V_{IN} = V_{IL \text{ max}}$	$R_L = 50\Omega$	-1035	_	_	mV
output Threshold Voltage	Volc	VIN VIH min OI VIN-VIL max	$V_{TT} = -2.0 \mathrm{V}$	_	_	-1610	mV
Input Voltage	V_{IH}			-1165	_	-880	mV
- 0	V_{IL}			-1810		-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE}=-2.5\mathrm{V},\ V_{CC}=2.0\mathrm{V},\ Ta=25^{\circ}\mathrm{C}$)


Item	Symbol	Test Condition	min	typ	max	Unit
Propagation Delay Time	t_{PLH}		0.45			
	t_{PHL}			0.75	1.35	ns
Transition Time	t _{TLH}	See test circuit and waveforms				
	t THL		0.35	0.70	1.30	ns

Quintuple 2-input OR/NOR Gates

PIN ARRANGEMENT



LOGIC DIAGRAM



DC CHARACTERISTICS ($V_{EE} = -4.5 \text{V}$, $V_{cc} = \text{GND}$, $Ta = 0 \sim +85 ^{\circ}\text{C}$)


Thom	Symbol	Tes	t Condition		min	typ	max	Unit
Item		All input open			38	55	80	mA
Supply Current	IEE	All input open	pin 19			_	300	μΑ
Y Comment	I _{IH}	$V_{IN} = V_{IH \text{ max}}$	All input ex	cept pin 19	_		350	μΑ
Input Current	IIL	$V_{IN} = V_{IL}$ min			0.5		_	μA
	V _{OH}	$R_L = 50\Omega$			-1025	-955	-880	mV
Output Voltage	Vol	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = 0$	VIL min	$V_{TT} = -2.0 \text{ V}$	-1810	-1705	-1620	mV
	Vonc			$R_L = 50\Omega$	-1035	_	_	mV
Output Threshold Voltage		$V_{IN} = V_{IH \ min} \ \text{or} \ V_{IN} =$	VIL max	$V_{TT} = -2.0 \text{ V}$	_		-1610	mV
	Volc				-1165	_	-880	mV
Input Voltage	VIH				-1810		-1475	mV
	V_{IL}				1010	L		L

\blacksquare AC CHARACTERISTICS ($V_{EE}=-2.5\mathrm{V},\ V_{CC}=2.0\mathrm{V},\ Ta=25^{\circ}\mathrm{C}$)


AC CHARACTERIO				min	tun	max	Unit
Item	Symbol		Test Condition	min	typ	max	
Tem .	tplH		All input except pin 19	0.45	0.75	1.35	ns
Propagation Delay Time	t _{PHL}	See test circuit	pin 19	0.90	1.50	2.20	ns
	t _{TLH}	and waveforms	pin 19	0.40	0.70	1.35	ns
Transition Time	t _{THL}	and waveforms		0.5 / /500.13		L	L

Quintuple Exclusive-OR/NOR Gates

PIN ARRANGEMENT



LOGIC DIAGRAM



DC CHARACTERISTICS ($V_{EE} = -4.5 \text{ V}$, $V_{cc} = \text{GND}$, $Ta = 0 \sim +85 ^{\circ}\text{C}$)


Item	Symbol		Test Condition		min	typ	max	Unit
Supply Current	I_{EE}	All input open			46	66	96	mA
	I_{IH}	$V_{IN} = V_{IH \text{ max}}$	Pin 24, 15, 17,	20, 21	_	_	250	μA
Input Current	11H	VIN = VIH max	Pin 22, 23, 14,	16, 19	_	_	350	μA
	I_{IL}	$V_{IN} = V_{IL\ min}$			0.5	_	_	μA
Output Voltage	V_{OH}	$V_{IN} = V_{IH \text{ mag}} \text{ or } V_{IN} = V_{IL \text{ min}}$ $R_L = 50\Omega$		$R_L = 50\Omega$	-1025	-955	-880	mV
1	Vol	$V_{TT} = -2.0 \text{ V}$			-1810	-1705	-1620	mV
Output Threshold Voltage	V_{OHC}	V = V	V - V	$R_L = 50\Omega$	-1035	_	_	mV
Output Inresnoid Voitage	Volc	VIN - VIH min OF	$V_{IN} = V_{IH \text{ min}} \text{ or } V_{IN} = V_{IL \text{ max}}$ $V_{TT} = -2.0 \text{ V}$		_		-1610	mV
Input Voltage	V_{IH}				-1165		-880	mV
input voituge	V_{IL}				-1810	_	-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE} = -2.5 \text{V}, V_{CC} = 2.0 \text{V}, T_a = 25^{\circ}\text{C}$)


Item	Symbol		Test Condition	min	typ	max	Unit
Propagation Delay Time t_{PLH}	taru		Pin 24, 15, 17, 20, 21	0.55	1.10	1.85	ns
		See test	Pin 22, 23, 14, 16, 19	0.55	0.90	1.70	ns
	circuit and	Pin 5	1.10	1.85	2.65	ns	
Transition Time	t _{TLH}	waveforms		0.40	0.70	1.05	
	t _{THL}			0.40	0.70	1.35	ns

Quadruple Drivers

PIN ARRANGEMENT



LOGIC DIAGRAM



DC CHARACTERISTICS ($V_{EE} = -4.5 \text{ V}$, $V_{cc} = \text{GND}$, $Ta = 0 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Tes	t Condition		min	typ	max	Unit
Supply Current	IEE	All input open			51	73	106	mA
Supply Current			Pin 19		_	_	450	μΑ
I Command	IIH	$V_{IN} = V_{IH \text{ max}}$	All input except pin 19		_	_	550	μA
nput Current	IIL	$V_{IN} = V_{IL}$ min		0.5	_	_	μA	
Input Current Output Voltage	Von	$R_L = 50\Omega$		-1025	-955	-880	mV	
	Vol	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} =$	V_{IL} min	$V_{TT} = -2.0 \mathrm{V}$	-1810	-1705	-1620	mV
	Vonc			$R_L = 50\Omega$	-1035	_	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH}$ min or $V_{IN} =$	VIL max	$V_{TT} = -2.0 \text{ V}$	_	_	-1610	mV
Input Voltage	VIH				-1165	_	-880	mV
	VII				-1810	_	-1475	mV
	VIL							

\blacksquare AC CHARACTERISTICS ($V_{EE} = -2.5 \text{V}, V_{CC} = 2.0 \text{V}, Ta = 25 ^{\circ}\text{C}$)

AC CHARACTER			G 11.1	min	typ	max	Unit
Item	Symbol	Tes	Test Condition				
	t _{PLH}		Enable(Common input)	0.85	1.30	1.85	ns
Propagation Delay Time Transition Time	t _{PHL}	See test circuit	Data	0.55	0.90	1.55	ns
	tTLH	and waveform		0.45	0.90	1.80	ns
	t _{THL}						

Quint. Differential Line Receivers

13 Yı

The HD100114 is a Quint. Differential Amp. with emitter-follower outputs. An internal reference supply (VBB) is available for single ended reception. Active current sources provide common mode rejection of 1.5V in either the positive or

negative direction.

A defined output state exists if both inputs are at the same potential between and including $-V_{\text{EE}}$ and V_{CC} . The defined state is logic high on outputs Yn.

PIN ARRANGEMENT

Bs 1 Ÿ5 2

Ys 3

₹4 🔲 4

Y. 5

Vcc 6

VCCA 7


Y₃ 8

Y₃ 9

Y₂ 10 Y₂ 11

Y₁ 12

(Top View)



TRUTH TABLE

Y, H	Y _n
	I.
-	
L	Н
L	Н
Н	L
Н	L
L	Н
*	*
Ĺ	Н
L	Н
L	Н
- e	L

* = Undefined

\blacksquare DC CHARACTERISTICS ($V_{EE} = -4.5 \,\mathrm{V}, \ V_{cc} = \mathrm{GND}, \ Ta = 0 \sim +85 \,\mathrm{^{\circ}C}$)


Item	Symbol	Test Condition	min	typ	max	Unit
Supply Current	IEE	$A_n = V_{BB}$, $B_n = V_{IL \ min}$	51	73	106	mA
Input Current	IIH	$V_{IN} = V_{IH \text{ max}}, A_n = V_{BB}, B_n = V_{IL \text{ min}}$		20	50	μA
Leakage Current	Icso	$V_{IN} = V_{EE}$, $A_n = V_{BB}$, $B_n = V_{IL min}$	_	_	1.0	μA
Common Mode Voltage	Vcm	Permissible V _{CM} with respect to V _{BB}	-2.30		-0.55	V
Reference Voltage	V_{BB}	Tie pins 22, 24, 14, 16, 20 to pin 19	-1380	-1320	-1260	mV
Input Voltage Differential	VDIFF			150	1200	mV

\blacksquare AC CHARACTERISTICS ($V_{EE} = -2.5 \text{ V}, V_{cc} = 2.0 \text{ V}, T_a = 25 ^{\circ}\text{C}$)


Item	Symbol	Test Condition	min	typ	max	Unit
Propagation Delay Time Transition Time	t_{PLH}					
	t_{PHL}	See test singuit and would	0.65	1.20	2.10	ns
	t _{THL}	See test circuit and waveform	0.30	0.90	1.40	
	t _{TLH}					ns

Triple 2-wide OR-AND/OR-AND-INVERT Gates

PIN ARRANGEMENT



LOGIC DIAGRAM



DC CHARACTERISTICS ($V_{EE} = -4.5 \text{V}$, $V_{cc} = \text{GND}$, $Ta = 0 \sim +85 ^{\circ}\text{C}$)


Item	Symbol		Test Condition		min	typ	max	Unit
Supply Current	IEE	All input oper	n		37	54	₽79	mA
			Pin 16, 17, 19		_		350	μA
Input Current	IIH	$V_{IN} = V_{IH}$ max	All input except pin 16, 17, 19		_	_	220	μA
	IIL	$V_{IN} = V_{IL \ min}$		0.5			μA	
	Von			$R_L = 50\Omega$	-1025	-955	-880	mV
Output Voltage	Vol	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_{IL \text{ min}}$		$V_{TT} = -2.0 \mathrm{V}$	-1810	-1705	-1620	mV
	Vonc			$R_L = 50\Omega$	-1035	_		mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH}$ min	or $V_{IN} = V_{IL}$ max	$V_{TT} = -2.0 \text{ V}$	_	_	-1610	mV
Input Voltage	VIH				-1165	_	-880	mV
	VIL				-1810	_	-1475	mV

\blacksquare AC CHARACTERISTICS $(V_{EE} = -2.5 \text{V}, V_{CC} = 2.0 \text{V}, Ta = 25 ^{\circ}\text{C})$


Item	Symbol		Test Condition	min	typ	max	Unit
Propagation Delay Time tphh	tplH		All input except pin 16, 17, 19	0.90	1.70	2.40	ns
	t _{PHL}	See test	Pin 16, 17, 19	0.45	0.75	1.30	ns
Transition Time	t _{TLH}	circuit and waveform		0.30	0.75	1.30	ns

5-wide OR-AND/OR-AND-INVERT Gates

PIN ARRANGEMENT



LOGIC DIAGRAM



B DC CHARACTERISTICS ($V_{EE} = -4.5 \text{ V}$, $V_{cc} = \text{GND}$, $Ta = 0 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Tes	Condition		min	typ	max	Unit
Supply Current	IEE	All input open			27	39	57	mA
	I _{IH}	$V_{IN} = V_{IH}$ max	A inpu	t	_	_	350	μA
Input Current	11H	VIN — VIH max	B∼E	input	_	_	240	μA
	IIL	$V_{IN} = V_{IL \ min}$			0.5	-	_	μA
Output Voltage	V _{OH}	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_{IL \text{ min}}$		$R_T = 50\Omega$	-1025	-955	-880	mV
	Vol	VIN - VIH max OF VIN - V	IL min	$V_{TT} = -2.0 \mathrm{V}$	-1810	-1705	-1620	mV
Output Threshold Voltage	Vonc	$V_{IN} = V_{IH \text{ min}} \text{ or } V_{IN} = V$		$R_T = 50\Omega$	-1035		_	mV
Output Inresnoid Voltage	Volc	VIN - VIH min OF VIN - V	IL max	$V_{TT} = -2.0 \mathrm{V}$	_		-1610	mV
Input Voltage	V_{IH}				-1165		-880	mV
mput voitage	V_{IL}				-1810	_	-1475	mV

MAC CHARACTERISTICS $(V_{EE} = -2.5\text{V}, V_{cc} = 2.0\text{V}, T_a = 25^{\circ}\text{C})$


Item	Symbol	Test Condition	min	typ	max	Unit
Propagation Delay Time	tplH					
	t _{PHL}	See test circuit	0.95	1.40	1.90	
Transition Time	tTLH	and waveform	0.30	0.75	1.35	ns
	t _{THL}	·	0.30	0.75	1.33	

9-bit Buffers


The HD100122 contains nine independent, high speed, buffer gates each with a single input and a single output. The gates are non-inverting. These

buffers are useful in bus oriented systems where minimal output loading or bus isolation is desired.

■ PIN ARRANGEMENT



■ LOGIC DIAGRAM



Note) NC; No connection

DC CHARACTERISTICS $(V_{EE} = -4.5\text{V}, V_{cc} = \text{GND}, Ta = 0 \sim +85^{\circ}\text{C})$

Item	Symbol	Test Conditio	n	min	typ	max	Unit
Supply Current	IEE	All input open		47	70	95.5	mA
_	IIH	$V_{IN} = V_{IH \text{ max}}$		-	-	350	μΑ
Input Current	I_{IL}	$V_{IN} = V_{IL \ min}$		0.5	_	-	μΑ
Output Voltage	V _{OH}	V V V	$R_T = 50\Omega$	-1025	-955	-880	mV
	Vol	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_{IL \text{ min}}$	$V_{TT} = -2.0 \mathrm{V}$	-1810	-1705	-1620	mV
	Vonc		$R_T = 50\Omega$	-1035	_	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH \ min} \ \text{or} \ V_{IN} = V_{IL \ max}$	$V_{TT}=-2.0\mathrm{V}$		_	-1610	mV
Input Voltage	V _{IH}			-1165	_	-880	mV
	VIL			-1810	_	-1475	mV

\blacksquare AC CHARACTERISTICS $(V_{EE}=-2.5\text{V},\ V_{CC}=2.0\text{V},\ Ta=25^{\circ}\text{C})$

Item	Symbol	Test Condition	min	typ	max	Unit
Propagation Delay Time	tplH		0.45	0.90	1.55	ns
	t _{PHL}	See test circuit and waveform	0.10		2.00	
Transition Time	t _{TLH}	See test circuit and wavelorm	0.45	0.90	1.55	ns
	t _{THL}		0.45		1.33	

Hex Bus Drivers

The HD100123 contains six bus drivers capable of driving terminated lines with terminations as low as 25Ω . To reduce crosstalk, each output has its respective ground connection and transition times were designed to be longer than on other HD100K devices.


The driver itself performs the positive logic AND of a data input (A, B inputs) and the OR of two

select inputs (C, D inputs).


The output voltage low level is designed to be more negative than normal ECL outputs.

This allows an emitter-follower output transistor to turn off when the termination supply is -2.0V $\pm 10\%$, and thus present a high impedance to the data bus.

PIN ARRANGEMENT



LOGIC DIAGRAM



DC CHARACTERISTICS ($V_{EE} = -4.5 \text{V}$, $V_{cc} = \text{GND}$, $T_a = 0 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	T .	Test Condition		min	typ	max	Unit
Supply Current	IEE	All input open			113	162	235	mA
		v v	A, B, C is	nput			230	μA
Input Current	I _{IH}	$V_{IN} = V_{IH}$ max	D input		_		330	μΑ
	IIL	$V_{IN} = V_{IL \ min}$			0.5	_	_	μA
0	V _{OH}	$V_{IN} = V_{IH \text{ max}} \text{ or }$	$R_T = 25\Omega$	$V_{TT} = -2.0 \mathrm{V}$	-1025	-955	-880	mV
Output Voltage	Vol	$V_{IN} = V_{IL}$ min		$V_{TT} = -2.3 \mathrm{V}$		_	-2200	mV
O	V _{OHC}	$V_{IN} = V_{IH \ min}$ or	D 050	$V_{TT} = -2.0 \mathrm{V}$	-1035	-	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IL}$ max	$R_T = 25\Omega$	$V_{TT} = -2.3 \text{ V}$			-2200	mV
Input Voltage	V _{IH}				-1165		-880	mV
	V_{IL}				-1810	_	-1475	mV

MACICHARACTERISTICS $(V_{EE} = -2.5\text{V}, V_{cc} = 2.0\text{V}, T_a = 25^{\circ}\text{C})$

Item	Symbol	Test Condition	min	typ	max	Unit	
	t PLH		A B :	1.85	3.00	4.20	
Propagation Delay Time	t PHL		A, B input	1.00	1.45	2.20	
	t PLH	-	C input	2.10	3.40	4.50	ns
	t PHL			1.20	1.80	2.50	
	t _{PLH}		D :t	2.20	3.50	4.90	
	t PHL		D input	1.20	1.80	2.65	
Transition Time	t TLH			0.75	1.30	2.10	
	t THL			0.40	0.80	1.20	ns


Hex TTL-to-ECL Translators

The HD100124 is a Hex Translator, designed to convert TTL logic levels to 100K ECL logic levels. The inputs are compatible with standard or with Schottky TTL. A Common Enable input ($E_{\rm C}$), when low, holds all inverting outputs high and holds all True outputs low.


The differential outputs allow each circuit to be

used as an inverting/non-inverting translator or as a differential line driver. The output levels are voltage compensated. When the circuit is used in the differential mode, the HD100124, due to its high common mode rejection, overcomes voltage gradients between the TTL and ECL ground systems.

PIN ARRANGEMENT



LOGIC DIAGRAM




DC CHARACTERISTICS $(V_{EE}=-4.5\text{V}, V_{CC}=\text{GND}, V_{TTL}=5.0\text{V}, Ta=0\sim+85^{\circ}\text{C})$


Iten	n	Symbol	Test Condition	min	typ	max	Unit
		V_{IH}	Guaranteed Input Voltage High for All Inputs	2.0		5.0	V
Input Voltage		V_{IL}	Guaranteed Input Voltage Low for All Inputs	0	_	0.8	V
Clamp Input Vol	ltage	V_{CD} $I_{IN} = -10 \mathrm{mA}$ -1.5 $ -$		_	V		
Input Breakdown	n Voltage	V_{BO} $I_{IN}=1.0\text{mA}$, Other Inputs $V_{IN}=\text{GND}$ 5.5 — —		_	V		
A inputs		IIH	$V_{IN} = 2.4 \mathrm{V}, \;\; \mathrm{Ec} \;\; V_{IN} = 0.4 \mathrm{V}$	_	_	50	μA
	A inputs	IIL	$V_{IN} = 0.4 \mathrm{V}, \;\;\; \mathrm{Ec} \;\; V_{IN} = 4.0 \mathrm{V}$	-3.2	_	_	mA
Input Current		IIHX	Ec $V_{IN}=2.4$ V, All Other Inputs $V_{IN}=0.4$ V	_	_	300	μA
	Ec input	IILX	E _C V_{IN} =0.4V, All Other Inputs V_{IN} =4.0V	-16.0	_	_	mA
		IEE	Inputs and Outputs Open	52	85	106	mA
Power Supply Current		Іссн	All Inputs V _{IN} =4.0V	_	* 41	56	mA
		IccL	All Inputs $V_{IN} = GND$	_	44	61	mA

EAC CHARACTERISTICS $(V_{EE} = -4.5\text{V}, V_{cc} = \text{GND}, V_{TTL} = 5.0\text{V}, Ta = 25^{\circ}\text{C})$

Item	Symbol	Test Condition	min	typ	max	Unit
Propagation Delay Time	t _{PLH} ,		0.50	1.60	3.00	ns
	t _{PHL}	See Test Circuit and Waveform	0.50	1.00	3.00	115
Transition Time	t _{TLH} ,	See lest Circuit and Wavelorm	0.60	1.20	2.50	ns
	tTHL			1.20		lis_

SWITHCING TIME TEST CIRCUIT AND WAVEFORM






Notes) 1. L_1 , L_2 and L_3 are equal lengths of 50Ω impedance lines 2. R_7 equals 50Ω termination of scope

Hex ECL-to-TTL Translators


The HD100125 is a Hex Translator for converting HD100K logic levels to TTL logic levels. Differential inputs allow each circuits to be used as an inverting, non-inverting or as a differential receiver. An internal reference voltage generator provides VBB on pin 17 for single-ended operation or for use in Schmitt trigger applications. The

outputs, which will go low when the inputs are left unconnected, have a fan-out of 10 Schottky TTL loads. When used in the differential mode, the inputs have a common mode rejection of -1V, making this device tolerant of ground offsets and transients between the signal source and the translator.

PIN ARRANGEMENT



■ LOGIC DIAGRAM



TRUTH TABLE

Ir	puts	Output
In	In	On
L	Н	L
Н	L	Н
L	L	*
Н	Н	*
Open	Open	L
V_{EE}	V_{EE}	L
L	V_{BB}	L
Н	V_{BB}	Н
V_{BB}	Ľ	Н
V_{BB}	Н	L

* Undetermind

$\blacksquare \ \, \mathsf{DC} \ \, \mathsf{CHARACTERISTICS} \ \, (V_{\mathit{EE}}\!=\!-4.5\,\mathrm{V}, \ \, V_{\mathit{CC}}\!=\!\mathsf{GND}\!=\!\!\mathsf{0}\,\mathrm{V}, \ \, V_{\mathit{TTL}}\!=\!5.0\,\mathrm{V}, \ \, \mathit{Ta}\!=\!\!0\,\sim\!+85^\circ\mathrm{C}\,)$

Item	Symbol	Test Condition	1	min	typ	max	Unit
	V _{OH}	V -V V	$I_{OH} = -2.0 \mathrm{mA}$	2.5	_	_	V
Outroot William	Vol	$V_{IN} = V_{IHA}$ or V_{ILB}	$I_{OL} = 20 \mathrm{mA}$	_	_	0.5	v
Output Voltage	Vonc	, , , , , , , , , , , , , , , , , , ,	$I_{OH} = -2.0 \mathrm{mA}$	2.5	_	-	v
	Volc	$V_{IN} = V_{IHB}$ or V_{ILA}	IoL = 20 mA	-	_	0.5	v
Common Mode Voltage	V _{CM}	V_{CM} ref. to V_{BB} (Notes 1)		_	-	1.0	v
Input Voltage Differential	VDIFF	Required for full output voltage	150	_	-	mV	
Reference Voltage	V_{BB}	$V_{IN} = V_{ILB}$	$V_{IN} = V_{ILB}$		-1320	-1260	mV
I . C	IIL	$V_{IN} = V_{EE}$ (Notes 2)		-0.5	_	_	μA
Input Current	IIн	$V_{IN} = V_{IHA} \text{ (Notes 2)}$		_	_	350	μA
Short Circuit Current	Ios	V _{IN} =GND (Notes 3)		-100		-40	mA
Power Supply Current	I_{EE}	Inputsand Outputs Open		36	65	85	mA
TTL Drive Current	I_{TTL}	$V_{IN} = V_{ILB} \text{ (Notes 4)}$		50	88	115	mA

Notes) 1. $V_{CM} = V_{BB} \pm 1 \text{V} (V_{DIFF} = 150 \text{mV})$


- 2. Complementary Input = V_{BB}
- 3. One Output at a Time
- 4. True Inputs = V_{BB} , Complementary Inputs = V_{ILB}

\blacksquare AC CHARACTERISTICS ($V_{EE}=-4.5\text{V},\ V_{cc}=0\text{V},\ V_{TTL}=5.0\text{V},\ Ta=25^{\circ}\text{C}$)

Item	Symbol	Test Condition	min	typ	max	Unit
Propagation Delay Time	t _{PLH} , t _{PHL}	See Test Circuit and Waveform	1.10	2.20	3.80	ns
Transition Time	ttlн, tthl	See lest Circuit and waveform	_	0.60	1.80	ns

Note) The circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5m/s (500 linear fpm) is maintained.

SWITHCING TIME TEST CIRCUIT AND WAVEFORM



Notes)

- 1. 50Ω termination to ground located in each scope channel input. 2. All input and output cables to the scope are
- riput and output cases to the scope are equal lengths of 50Ω coaxial cable. Wire length should be <% inch from TPin to input pin and TPout to output pin.
- C_L=25pF including.
 One input from each gate must be tied to V_{BB}.

Triple D-type Latches

The HD100130 contains three D-type latches with true and complement outputs and with Common Enable (Ec), Master Set (MS) and Master Reset (MR) inputs. Each latch has its own Enable (En) Direct Set (SDn) and Direct Clear (CDn) inputs.

The Q output follows its Data (D) input when


both En and Ec are low. When either En or Ec or both are high, a latch stores the last valid data present on its Dn input before En or Ec when high, Both Master Reset (MR) and Master Set (MS) inputs override the Enable inputs.

The individual CDn and SDn also override the Enable inputs.

PIN ARRANGEMENT

(Top View)

Q1 [



TRUTH TABLE

D _n	E _n	Ec	MS	MR	Q.
Dη	En	LC	SD₁	CD₁	od v
L	L	L	L	L	L
Н	L	L	L	L	Н
×	Н	×	L	L	*
×	×	Н	L	L	*
×	×	×	Н	L	Н
×	×	×	L	Н	L
×	×	×	Н	Н	U

H - High level

L = Low leve

× = Immaterial

* - Ratains data present before E positive transition

U - Undefined

DC CHARACTERISTICS $(V_{EE} = -4.5 \text{ V}, V_{CC} = \text{GND}, T_a = 0 \sim +85 ^{\circ}\text{C})$

BLOGIC DIAGRAM

Item	Symbol	Tes	Test Condition		min	typ	max	Unit
Supply Current	IEE	All input open			61	88	128	mA
			D _n input		_	_	350	
	,		CD _n , SI	n input		. —	530	
Input Current	IIн	$V_{IN} = V_{IH \text{ max}}$	E _n input	E _n input		_	240	μΑ
			Ec, MR	, MS input	450			1
	IIL	$V_{IN} = V_{IL \ min}$			0.5	_	_	μA
0	V _{OH}	$R_T = 50\Omega$		$R_T = 50\Omega$	-1025	-955	-880	mV
Output Voltage	Vol	VIN = VIH max Or VIN = V	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_{IL \text{ min}}$ $V_{TT} = -2.0 \text{ V}$		-1810	-1705	-1620	mV
0	Vonc	V - V V -1	,	$R_T = 50\Omega$	-1035	_	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH \text{ min}} \text{ or } V_{IN} = V_{IL \text{ max}}$ $V_{TT} = -2.0 \text{ V}$		_	_	-1610	mV	
Input Voltage	VIH				-1165	_	-880	mV
	V_{IL}				-1810	_	-1475	mV

\blacksquare AC CHARACTERISTICS (V_{EE} =-2.5V, V_{cc} =2.0V, T_a =25°C)

Item	Symbol	Test	Condition	min	typ	max	Unit	
			D _n input	0.50	0.85	1.35		
Propagation Delay Time	t _{PLH} ,		CD_n , SD_n , $\overline{E_n}$ input	0.65	1.10	1.50		
Tropagation Delay Time	t _{PHL}	Fig. 1	Ec input	0.70	1.20	1.65	ns	
Transition Time			MS, MR input	1.10	1.85	2.40		
Transition Time	t _{TLH} , t _{THL}		0.30	0.90	1.50	ns		
			D _n input	0.80		_	ns	
Set-up Time	tsu	Fig. 2	CDn, \$Dn input(Release Time)	1.40	-	_		
		1 16. 2	MR, MS input (Release Time),	2.20	_	_		
Hold Time	t _A		D _n input	0	_	_	ns	
Pulse Width			\overline{E}_n , $\overline{E}_c(Low)$		_	_		
	t _{pw}		CDn, SDn, MR, MS	1.35	_	_	ns	




Fig.1 Propagation Delay Time


Triple D-type Flip-Flops

The HD100131 contains three D-type Master Slave Flip Flops with true and complement outputs, a Common Clock (CPc), and Master Set (MS) and Master Reset (MR) inputs. Each flip-flop has individual clocks (CPn), Direct Set (SDn) and


Direct Clear (CDn) inputs. Data enters a master when both CPn and CPc are low and transfers to a slave when CPn or CPc (or both) go high.

The Master Set, Master Reset and individual CDn and SDn inputs override the Clock inputs.

PIN ARRANGEMENT



LOGIC DIAGRAM



MTRUTH TABLE

_	an	CD	MS	MR	Q_{n+1}
D_n	CP _n	CPc	SD _n	CD_n	SQ N+1
L	1	L	L	L	L
Н	1	L	L	L	Н
L	L	1	L	L	L
Н	L	1	L	L	Н
×	Н	×	L	L	Q,
×	×	Н	L	L	Q _n
×	×	×	Н	L	Н
×	×	×	L	Н	L
×	×	×	Н	Н	U

- H High level
- L = Low level
- $\times = Immaterial$
- U Undefined
- t = Clock transition from low level to high level

DC CHARACTERISTICS ($V_{EE} = -4.5 \text{ V}$, $V_{cc} = \text{GND}$, $Ta = 0 \sim +85 ^{\circ}\text{C}$)

T	Symbol		Test Condition		min	typ	max	Unit
Item		All input open			74	106	149	mΑ
Supply Current	IEE	7th input open	CP _n , D _n in	put	-	-	240	
	,	$V_{IN} = V_{IH \text{ max}}$	MS, MR,		_	-	450	μΑ
Input Current Output Voltage	IIH	VIN - VIH max		CD _n , SD _n input		_	530	
	7	$V_{IN} = V_{IL}$ min			0.5	_	-	μΑ
	IIL	$R_T = 50\Omega$			-1025	-955	-880	mV
	Von	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_{IL \text{ min}}$		$V_{TT} = -2.0 \text{ V}$	-1810	-1705	-1620	mV
	Vol			$R_T = 50\Omega$	-1035	_	_	mV
Output Threshold Voltage	Vonc	$V_{IN} = V_{IH \ min} \ \text{or} \ V_{IN}$	$_{IN} = V_{IL max}$	$V_{TT} = -2.0 \text{ V}$		_	-1610	mV
Output Threshold Voltage	Volc	1		V11 2.0 t	-1165		-880	mV
Input Voltage	VIH				-1810		-1475	mV
	V_{IL}				1010	L		L

\blacksquare AC CHARACTERISTICS ($V_{EE} = -2.5\,\mathrm{V},\ V_{cc} = 2.0\,\mathrm{V},\ T_a = 25\,\mathrm{^\circ C}$)

Item	Symbol		Test Condition	min	typ	max	Unit
Propagation Delay Time			CPc input	0.75	1.25	1.90	1
		Fig. 1	CD _n , SD _n input (CP=H)		1.55	2.20	1
	t _{PLH}		CD_n , SD_n input $(CP = L)$	0.70	1.15	1.70	1
	tPHL		CP _n input	0.70	1.15	1.70	ns
			MS, MR input (CP=H)		1.90	2.85	1
	<u> </u>	_	MS, MR input (CP=L)	0.95	1.70	2.55	
Transition Time	t _{TLH} t _{THL}			0.35	0.90	1.50	ns
			D _n input	0.80			
Set-up Time	t.u	Fig. 2	CD _n , SD _n input (Release Time		_	_	ns
		MS, MR input (Release T		2.20	_		
Hold Time	t _h		D _n input	0.20	_		ns
Toggle Frequency	fice	Fig. 3		300			MHz
Pulse Width	t pu		CPa, CPc		_		ns
	, pu		CD_n , SD_n , MS , MR	1.35			ns




Fig.1 Propagation Delay Time




Fig.2 Set-up, and Hold Time



Fig.3 Toggle Frequency


4-stage Counters/Shift Registers

The HD100136 operates as either a modulo-16 up/down counter or as a 4-bit bidirectional shift register. Three Select (Sn) inputs determine the mode of operation, as shown in the mode select table. Two Count Enable (CEP, CET) inputs are provided for ease of cascading in multi-stage counters. One Count Enable (CET) input also doubles as a Serial Data (Do) input for shift-up operation.

For shift-down operation D_3 is the Serial Data input. In counting operation the Terminal Count $\overline{(TC)}$ output goes low when the counter reaches 15 in the count/up mode or 0 in the count/down mode. In the shift modes, the \overline{TC} output repeats

the O_3 output. The dual nature of this $\overline{\mathrm{TC}}/\mathrm{O}_3$ output and the $\mathrm{Do}/\overline{\mathrm{CET}}$ input means that one interconnection from one stage to the next higher stage serves as the link for multi-stage counting or shift-up operation. The individual Preset (Pn) inputs are used to enter data in parallel or to preset the counter in programmable counter applications. A high signal on the Master Reset (MR) input overrides all other inputs and asynchronously clears the flip-flops. In addition, asynchronous clear is provided, as well as a complement function which synchronously inverts the contents of the flip-flops.

■ PIN ARRANGEMENT



FUNCTION SELECT TABLE

S ₀	S_1	S2	Function
L	L	L	Load
L	Н	L	Shift down
Н	Н	L	Shift up
L	L	Н	Count down
L	Н	Н	Count up
Н	Н	Н	Hold
Н	L	L	Complement
Н	L	Н	Clear

H = High level L = Low level

TRUTH TABLE


IN								T		our	,						
_S₀	Sı	S ₂	CP	MR	CEP	D ₀ /CET	D ₃	P ₃	P2	P ₁	Po	Q ₃	Q2	Qı	Qo	TC	Mode
_L	L	L	t	L	×	×	×	Н	L	H	H	H	L	H	H	L	7 14
H	Н	Н	1	L	×	×	×	×	×	X	×	H	L	Н	H	H	Load *
L	Н	Н	1	L	L	L	×	×	×	X	T X	H	H	L	L	H	Hold
L_	Н	Н	1	L	L	L	×	×	X	X	X	H	H	L	H	H	-
L	Н	Н	1	L	L	L	×	×	×	X	X	H	H	H	L	H	
L	Н	Н	1	L	L	L	×	×	X	X	X	H	H	H	H	L	Count up (max)
L	Н	Н	1	L	L	L	X	×	X	X	×	L	L	L	L	H	
_L	Н	Н	1	L	L	L	×	×	×	X	X	L	L	L	H	H	
_L	Н	Н	×	L	L	Н	×	×	×	×	×	L	L	L	Ĥ	H	(CET LINE)
L	Н	Н	×	L	Н	L	×	×	×	×	X	L	L	L	Н	H	(CET inhibit) (CEP inhibit)
_×	×	×	×	Н	×	×	×	×	×	×	×	L	L	L	L	×	Clear (MR)
L	L	L	1	L	×	×	×	L	Н	L	L	L	H	L	L	L	
L	L	Н	1	L	L	L	×.	×	X	×	×	L	L	H	H	H	Load *
L	L	Н	1	L	L	L	×	×	×	X	×	L	L	H	L	H	
L	L	H	1	L		L	L	H	H								
L	L	Н	†	L	L	L	×	×	×	×	×	L	L	L	L	L	Count down (max)
L	L	Н	†	L	L	L	×	×	×	X	×	H	H	Н	H	H	
L	L	Н	†	L	L	L	×	×	X	X	×	Н	H	Н	L	Н	
Н	L	L	1	L	×	×	×	×	×	×	×	L	L	L	H	L	C
×_	×	X	×	Н	×	×	X	X	X	X	×		L	L	L	×	Complement
H	L	Н	†	L	×	×	X	×	×	×	×	L	L	L	L	H	Clear (MR)
Н	Н	L	†	L	X	Н	X	×	X	X	X		L	L	H	L	Clear
_ H	Н	L	1	L	×	L	X	×	×	X	×	L	L	H	L	L	
Н	Н	L	1	L	X	Н	X	×	X	×	×	L	H	L	H	L	Shift up
Н	Н	L	†	L	X	L	×	×	X	×	×	H	L	Н	L	H	
_ ×	×	×	×	Н	X	X	X	×	X	×	×	L	L	L	L		Clear (MR)
L	Н	L	1	L	×	×	Н	X	×	×	×	Н	L	L	L	$\frac{\hat{H}}{H}$	Clear (MR)
L	Н	L	1	L	X	×	L	X	×	×	×	L	H	L	L	L	
L	Н	L	1	L	X	×	Н	×	×	×	×	Н	L	H	L	H	Shift down
L	Н	L	1	L	×	×	L	×	×	×	$\frac{\hat{\times}}{}$	L	H	L	H	L	
×	×	×	×	Н	X	×	×	×	×	X	×	L	L	L	L		Cl (MD)
× – Imm	aterial																Clear (MR)

 $[\]times = I_{mmaterial}$

^{* =} each LOAD data

† = CP positive transition

LOGIC DIAGRAM



\blacksquare DC CHARACTERISTICS ($V_{EE} = -4.5 \text{V}, V_{CC} = \text{GND}, Ta = 0 \sim +85^{\circ}\text{C}$)

Item	Symbol	Te	est Condition	min	typ	max	Unit	
Supply Current	IEE	All input open		136	195	283	mA	
Supply Current	100		Pn, Sn i	nput	-	_	180	μΑ
		$V_{IN} = V_{IH}$ max	CEP in	out	-	-	200	
			MR inpu	t	_	_	240	
Y Comment	IIн		D ₃ input		_		280	
Input Current			CP inpu	t	_		390	
			D ₀ /CET	input	_	_	530	l
	IIL	$V_{IN} = V_{IL \ min}$			0.5	_	_	μA
	Von			$R_T = 50 \Omega$	-1025	-955	-880	mV
Output Voltage	Vol	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN}$	$=V_{IL\ min}$	$\dot{V}_{TT} = -2.0 \text{V}$	-1810	136 195 283 — — 180 — — 200 — — 240 — — 280 — — 390 — — 530 0.5 — — — — 580 — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — —	mV	
	Vonc			$R_T = 50\Omega$	-1035	_	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH \ min} \ \text{or} \ V_{IN}$	$=V_{IL\ max}$	$V_{TT} = -2.0 \text{ V}$	_		-1610	mV
Input Voltage	VIH				-1165		-880	mV
	VIL				-1810	_	-1475	mV

MAC CHARACTERISTICS $(V_{EE} = -2.5\text{V}, V_{cc} = 2.0\text{V}, T_a = 25^{\circ}\text{C})$

Item	Symbol	Те	min	typ	max	Unit		
			CP to Q	0.90	1.64	2.50		
			CP to TC	1.70	3.10	4.70	1	
Propagation Delay Time	tplH		MR to Q	1.30	2.00	2.65	1	
. 0	tPHL	Fig. 1	MR to TC	1.80	3.50	5.35	ns	
		1.6.1	D₀/CET to TC	1.50	2.60	4.00	1	
			Sn to TC	1.00	2.25	3.25	1	
Transition Time	t _{TLH}			0.00	0.00			
	t _{THL}			0.30	0.90	1.70	ns	
	t		Dn input	1.30	_	_		
			Pn input	1.60	_	_	ns	
Set-up Time		- Fig. 2	D₀/CET, CEP input	1.55	_	_		
			Sn input	3.55	_	_		
			MR input (Release Time)	2.70	_	-	1	
			Dn input	-0.10	_			
Hold Time	t,		Pn input	-0.25	_	_	ns	
			D ₀ /CET, CEP input	-0.15	_	_		
			Sn input	-0.80	_			
Toggle Frequency	ftog	See test circuit and	waveform	300	_	_	MHz	
Pulse Width	t _{pe}		CP(High)	1.70	_	-		
			MR (High)	2.20			ns	




Fig.1 Propagation Delay Time




Fig.2 Set-up and Hold Time


8-bit Shift Registers

The HD100141 contains eight clocked D-type flip flops with individual inputs (Pn) and outputs (Qn) for parallel operation, and with serial inputs (Dn) and steering logic for bidirectional shifting.


The flip flops accept input data a set-up time before the positive-going transition of the clock pulse and their outputs respond a propagation delay after this rising clock edge.

The circuit operating mode is determined by the Select inputs S_0 and S_1 , which are internally decoded to select either "parallel entry", "hold", "shift left" or "shift right" as described in the Function Sheet Table.

MIPIN ARRANGEMENT



LOGIC SYMBOL



EFUNCTION SHEET TABLE

		Input					Output						
Function	D ₇	Do	Sı	So	CP	Q ₇	Q ₆	Q ₅	Q,	Q ₃	Q ₂	Q ₁	Q ₀
Load Register	Х	X	L	L	t	P ₇	P 6	Ps	P4	P ₃	P2	Pı	Po
Shift Left Shift Left	X X	L H	L L	H H	†	Q ₆	Q ₅ Q ₅	Q, Q,	Q ₃ Q ₃	Q ₂ Q ₂	Q ₁ Q ₁	Q ₀ Q ₀	L H
Shift Right Shift Right	L H	X X	H H	L L	†	L H	Q7 Q7	Q ₆ Q ₆	Qs Qs	Q ₄	Q3 Q3	Q ₂ Q ₂	Q ₁ Q ₁
Hold Hold Hold	X X X	X X X	H X X	H X X	X H L				No (Change - Change - Change -			

H - High Level

L = Low Level

X = Don't Care

† = Low to High transition

MDC CHARACTERISTICS ($V_{EE} = -4.5 \text{V}$, $V_{cc} = \text{GND}$, $T_a = 0 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Test	Condition	1	min	typ	max	Unit
Supply Current	IEE	All input open	All input open				238	mA
	III	V _{IN} =V _{IH} nex		_	_	640		
Input Current	1111	VIN VIH max	Other	input	_	_	220	μA
·	IIL	$V_{IN} = V_{IL \ min}$			0.5	_		μA
Output Voltage	Von	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_I$		$R_T = 50\Omega$,	-1025	-955	-880	mV
- Cutput Voltage	Vol	VIN-VIH max OF VIN=VI	Lmin	$V_{TT} = -2.0V$	-1810	-1705	-1620	mV
Output Threshold Voltage	Vonc	$V_{IN} = V_{IH \text{ min or }} V_{IN} = V_I$		$R_T = 50\Omega$,	-1035		_	mV
- Cutput Till esiloid Voltage	Volc	VIN-VIH min Or VIN-VI	L max	$V_{TT} = -2.0 \text{V}$	_	_	-1610	mV
Input Voltage	V_{IH}				-1165	_	-880	mV
	VIL				-1810	_	-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE} = -2.5 \text{V}, V_{CC} = 2.0 \text{V}, T_a = 25^{\circ}\text{C}$)

Item	Symbol	Т	est	Condition	min	typ	max	Unit
Propagation Delay Time	t _{PHL}							
Tropagation Delay Time	t _{PLH}				1.05	1.70	2.40	ns
Transition Time	t _{TLH}	Fig. 1						
Transition Time	t _{THL}				0.35	0.95	1.40	ns
Shift Frequency	f_{shift}				380	500		MHz
Set-up Time	t_{su}			Serial-in, Parallel-in	0.95	_		
	L Su	Fig. 2		Select input	2.00		_	ns
Hold Time	t _h	rig. Z		Serial-in, Parallel-in	0.20	_		
				Select input	-0.20	_	_	ns
Pulse Width	tp w			CP	0.95	_		ns




Fig.1 Propagation Delay Time




Fig.2 Set-up and Hold Time

4×4 Content Addressable Memory


The HD100142 is a 4 word x 4 bit Content Addressable Memory (CAM). Each word location has its own Address Select line. Reading or Writing is accomplished when the Address Select line is low. In the Read mode, Data from the addressed location appears at the Data (Qi) outputs.

In the Write mode, Data is stored in the addressed location. A low Write Strobe selects the Write mode, a high Write Strobe select the Read mode. Each Data input has its own Mask input that

blocks data storage when the Mask is high. The Data input word is simultaneously compared with each of the four memory Words.

If a Search Compare result in a Match, this output will go low. A high Mask input on any bit forces a Match of that bit. Each input has a $50k\Omega$ (typical) pull-down resistor tied to V_{EE} . The outputs require external resistance terminations as they are not terminated internally through resistance to the V_{EE} supply.

■ PIN ARRANGEMENT



TRUTH TABLE

		Inp	uts		Flip-Flop	Out	puts
Operation	WS	Ai	Di	MK;	Q_{ij}	Mι	Q_i
	WS	Αo	Do	MK ₀		Μo	\mathbf{Q}_{o}
		\mathbf{A}_1	$\mathbf{D_1}$	MK ₁		Mı	\mathbf{Q}_1
		A2	D_2	MK ₂		M ₂	\mathbf{Q}_{2}
		Аз	D ₃	MK3		M ₃	Q ₃
	×	Н	×	×	NC	×	L
Write Disabled	×	L	×	ļН	NC	L	Qiin-1
	ͺн	L	×	×	NC	×	Qijn-1
	L	L	Н	L	Н	L	Н
Write	L	L	L	L	L	L	L
	Н	L	×	×	Н	×	Н
Read	Н	L	×	×	L	×	L
Match Masked	Н	×	×	Ή	NC	L	×
	Н	L	Н	L	L	Н	L
	Н	Н	Н	L	L	Н	Ľ
Match Not Satisfied	Н	Н	L	L	Н	Н	L
	н	L	L	L	Н	Н	Н
	Н	L	Н	L	Н	L	Н
	н	Н	Н	L	Н	L	L
Match Satisfied	Н	н	L	L	L	L	L
	Н	L	L	L	L	L	L

H=High Voltage Level (Most Positive)

L-Low Voltage Level (Most Negative)

× = Don't Care (May be either high or low)

NC - No Change from Previous State

WS - Write Strobe

Ai - Address for ith Word

Di = Data for ith Bit

MKj-Data mask for jth Bit (H-Mask)


Qij = Cell State for ith Word, jth Bit

Mi = Match Output of ith Word (L=True)

Qi = Data Output of ith Bit

Q.+1=Previous Cell State

LOGIC DIAGRAM



DC CHARACTERISTICS ($V_{EE} = -4.5\text{V}$, $V_{cc} = \text{GND}$, $Ta = 0 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Co	ndition		min	typ	max	Unit
Supply Current	IEE	All input open	114	163	288	mA		
		$V_{IN} = V_{IH}$ max Dn input		_	_	159		
	IIH			_	_	149	μA	
Input Current			MKn ir	put	_	_	164	
	IIL	$V_{IN} = V_{IL \ min}$		0.5		_	μA	
0	V _{OH}	17 17 17 17		$R_T = 50\Omega$,	-1025	-955	-880	mV
Output Voltage	Vol	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_{IL}$	n in	$V_{TT} = -2.0 \mathrm{V}$	-1810	-1705	-1620	mV
	Vonc	., ., ., .,		$R_T = 50\Omega$,	-1035			mV
Output Threshold Voltage	Volc	$V_{IN}=V_{IH \text{ min}} \text{ or } V_{IN}=V_{IL}$	185	$V_{TT} = -2.0 \text{ V}$			-1610	mV
	V_{IH}				-1165	_	-880	mV
Input Voltage	V_{IL}				-1810	_	-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE} = -2.5\text{V}, V_{CC} = 2.0\text{V}, Ta = 25^{\circ}\text{C}$)

Item	Symbol	Test Condition	min	typ	max	Unit
Address to Data Out	t _{AD}	Fig. 2, 3	1.30	1.90	2.90	
Data In to Match Out Time	t _{DM}	Fig. 4	1.35	2.45	3.55	
Mask In to "Enable Partial" Match Out Time	t _{MM}	Fig. 4	1.25	1.95	2.85	
Data In to New Data Out	t_{DD}		1.90	3.00	4.45	
Write to New Data Out	t_{WD}]	.2.20	3.40	4.60	
Address to Match	t _{AM}	Fig. 2	2.20	3.45	4.70	
Mask to Data	t _{MD}	1	2.10	3.30	4.45	
WS to Match	twsm]	2.20	3.30	4.60	
Write Pulse Width	tw		1.40	-	_	ns
Address Set-up Before Write Time	tas	1	0.20	_	_	
Address Hold After Write Time	t_{AH}	1	0.20	_	_	
Data In Set-up Before Write Time	tos	Fig. 1	-0.60	_	_	
Data In Hold After Write Time	t _{DH}	$t_W = 1.20 \mathrm{ns}$	0.70	_	_	
Mask In Hold to Inhibit Write Time	t _{MH}]	1.30		_	
Mask In Set-up to Inhibit Write Time	tms	7	-0.20	′ –	_	
Transition Time	t _{TLH}	1	0.50	_	2.00	



TIMING RELATION SHIPS $(t_w=1.20\,\mathrm{ns})$




Fig.1 Output Rise and Fall Times and Waveforms




Fig. 2 Write Mode and Read/Write Mode Waveforms




Fig. 3 Read Mode Waveforms





Fig. 4 Search Mode Waveforms

16×4 Read/Write Register File


The HD100145 is a 64-bit Register File organized as 16 words of four bits each. Separate address inputs for Read (AR_n) and Write (AW_n) operations reduce overall cycle time by allowing one address to be setting-up while the other is being executed. Operating speed is also enhanced by four output latches which store data from the previous read operation while writing is in progress. When both Write Enable ($\overline{\text{WE}}$) inputs are LOW, the circuit is in the WRITE mode and the latches are in a HOLD mode. When either $\overline{\text{WE}}$ input is HIGH, the circuit is in the READ mode, but the outputs

can be forced LOW by a HIGH signal on either of the Output Enable (\overline{OE}) inputs. This makes it possible to tie one \overline{WE} input and one \overline{OE} input together to serve as an active LOW Chip Select (\overline{CS}) input. When this wired \overline{CS} input is HIGH, reading will still take place internally and the resulting data will enter the latches and become available as soon as the \overline{CS} signal goes LOW, provided that the other \overline{OE} input is LOW. A HIGH signal on the Master Reset (MR) input overrides all other inputs, clears all cells in the memory, resets the output latches and forces the outputs LOW.

■ PIN ARRANGEMENT



LOGIC DIAGRAM



DC CHARACTERISTICS $(V_{EE} = -4.5\text{V}, V_{cc} = \text{GND}, T_a = 0 \sim +85^{\circ}\text{C})$

Item	Symbol	Test	Condition		min	typ	max	Unit
Supply Current	IEE	All input open	119	170	247	mA		
		WE/LE input		_	_	270	μA	
Input Current	ItH	$V_{IN} = V_{IH \text{ max}}$	All input	except WE/LE	_	_	220	μA
Input Current	IIL	$V_{IN} = V_{IL \ min}$			0.5	_	_	μA
	V _{OH}			$R_L = 50\Omega$,	-1025	- 955	-880	mV
Output Voltage	Vol	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IL \text{ min}}$		$V_{TT} = -2.0 \text{V}$	-1810	-1705	-1620	mV
	Vonc			$R_L = 50\Omega$,	-1035	_	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH \min} \text{ or } V_{IN} = V_{IN}$	L max	$V_{TT} = -2.0 \text{V}$	_	_	-1610	mV
	VIH				-1165	-	-880	mV
Input Voltage	VIL				-1810	_	-1475	mV


MAC CHARACTERISTICS $(V_{EE} = -2.5\text{V}, V_{cc} = 2.0\text{V}, T_a = 25^{\circ}\text{C})$

	Item	Symbol	Test Condition	min	typ	max	Unit
Access/	Address Access	taa	Fig. 1 a	2.00	5.50	7.40	ns
Recovery	Output Docovery	tor	F: 11	0.80	2.20	3.10	ns
Timing	Output Disable	top	Fig. 1 b	0.80	2.20	3.10	ns
Read	Address Set-up	trsai	F:	3.20	2.00		ns
Timing	Output Delay	tweq	Fig. 1 c	6.10	4.50	2.00	ns
Output Latch	Address Set-up	trsa2	Fig. 1 d	8.50	5.50		ns
Timing	Address Hold	t RHA	Fig. 1 e	0.20	-2.00	_	ns
	Address Set-up	twsA		3.20	2.00		ns
	Address Hold	tw _{HA}		0.20	-1.30		ns
	Data Set-up	twsp	Fig. 2 a	9.20	6.00	_	ns
Write Timing	Data Hold	twnD		0.20	-1.20		ns
* · · · · · · · · · · · · · · · · · · ·	Min. Write Pulse Width	t w		6.20	4.00		ns
	WE to WE Set-up	tsw		0.70	_	_	ns
	WE to WE Hold	t _{HW}	Fig. 2b	0.20			ns
Master	Min. Reset Pulse Width	t _M		4.50	_		ns
Reset	WE Hold to Write	tmhw	Fig. 3 a	7.20	_	_	ns
Timing	Output Disable	tmq	Fig. 3b	3.70	2.70	_	ns


Note) The circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5m/s (500 linear fpm) is maintained.

TIMING RELATIONSHIPS


(a) Address Access Time $(\overline{W}\overline{E}_1, \text{ or } \overline{W}\overline{E}_2 = \text{High} : \overline{OE}_1 = \overline{OE}_2 = L_{OW})$




(c) Read Timing, Address Set-up Time (unpulsed \overline{WE} , \overline{OE}_1 , \overline{OE}_2 =Low)



(b) Output Recovery/Disable Time (unpulsed $\overline{OE} = Low$)



(d) Output Latch Timing, Address Set-up Time (unpulsed \overline{WE} =Low)



(e) Output Latch Timing, Address Hold Time (unpulsed \overline{WE} =Low)





Fig. 1 Read Timing

- (a) Address and Data Set-up Time and Hold Time, Write Pulse Width (unpulsed \overline{WE} =Low)
- (b) \overline{WE} Set-up and hold times, write with other \overline{WE}








Fig. 2 Write Timing

(a) Reset pulse width, \overline{WE} hold time for subsequent writing (address already set-up, unpulsed $\overline{WE}{=}Low)$









Fig. 3 Master Reset Timing

Hex D-type Latches

The HD100150 contains six D type latches with the True and Complement Outputs, a pair of Common Enables (Ea and Eb), and a common Master Reset(MR). A Q output follows its D input when both Ea and Eb are low. When either Ea or

Eb (or both) are high, a latch stores the last valid data present on its D input before Ea or Eb went high. The MR input overrides all other inputs and makes the Q outputs low.

PIN ARRANGEMENT



■ TRUTH TABLE (each latch)

Dn	Ea	Еb	MR	Q _n
L	L	L	L	L
Н	L	L	L	Н
×	Н	×	L	*
×	×	Н	L	*
×	×	×	Н	L


H = High Level

L = Low Level

 $\times = I_{mmaterial}$

* = Retains data present before \overline{E} positive transition

■ LOGIC DIAGRAM



EXECUTE: DC CHARACTERISTICS $(V_{EE} = -4.5 \text{ V}, V_{cc} = \text{GND}, T_a = 0 \sim +85 ^{\circ}\text{C})$

Item	Symbol		Test Condition			typ	max	Unit
Supply Current	IEE	All input open	All input open			113	159	mA
		MR input		_	_	450	μA	
Input Current	IIH	$V_{IN} = V_{IH \text{ max}}$	Data in	put	_	_	340	μA
input ourrent			Enable	input	_	_	520	μA
	IIL	$V_{IN} = V_{IL\ min}$			0.5	_	_	μA
Output Voltage	V _{OH}	$V_{IN} = V_{IH \text{ max}} \text{ or } V_I$		$R_L = 50\Omega$,	-1025	-955	-880	mV
	Vol	VIN-VIH max OF VI	L = VIL min	$V_{TT} = -2.0V$	-1810	-1705	-1620	mV
Output Threshold Voltage	Vonc	$V_{IN} = V_{IH \text{ min or } V_I}$	1,	$R_L = 50\Omega$,	-1035	_		mV
Output Threshold Voltage	Volc	VIN-VIH min or VI	N = VIL mex	$V_{TT} = -2.0 \text{V}$	_	_	-1610	mV
Input Voltage	V_{IH}				-1165	_	-880	mV
Input Foliage	V_{IL}				-1810		-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE}\!=\!-2.5\,\mathrm{V},\ V_{CC}\!=\!2.0\,\mathrm{V},\ Ta\!=\!25^\circ\mathrm{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
Item	Symbol		Enable input		1.15	1.70	
D. Deley Time	t _{PLH}		$MR \text{ input } (\overline{Ea} = \overline{Eb} = L)$	1.10	1.85	2.55	ns
Propagation Delay Time	t _{PHL}	Fig. 1	Data input	0.55	0.85	1.60	
Transition Time	t _{TLH}			0.35	0.90	1.50	ns
Transition Time	t _{THL}		Data input	0.80	_	.—	ns
Set-up Time	t _{su}	Fig. 2	MR input (Release Time)	2.20	_	_	115
Hold Time	t _h	†	Data input	0.50	_	_	ns
noid Time		1	E (Low)	0.95	_	_	ns
Pulse Width	t _P w		MR (High)	1.50	_	_	ns




Fig. 1 Propagation Delay Time





Fig. 2 Set-up and Hold Time

Hex D-type Flip-Flops

HD100151 contains six master/slave fli-flops with True and Complement outputs. A pair of Common Clock inputs (CPa and CPb) and common Master Reset (MR) input. Data enters a master when both CPa and CPb are low and transfers to the slave when CPa or CPb (or both) go high. The MR inputs overrides all other inputs and makes the Q outputs low.

PIN ARRANGEMENT




■ TRUTH TABLE (Each Flip Flop)

D_n	CP.	СРь	MR	Qn (t+1)
L		L	L	L
Н		L	L	Н
L	L	7	L	L
Н	L	了	L	Н
×	Н	7	L	Q _{n(t)}
×		Н	L	Qn (t)
×	×	×	Н	L

^{×:} Immaterial

t, t+1: Time before and after CP positive transition

LOGIC DIAGAM



\blacksquare DC CHARACTERISTICS ($V_{EE} = -4.5 \text{V}, V_{cc} = \text{GND}, T_a = 0 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Test	Condition		min	typ	max	Unit
Supply Current	IEE	All input open			98	141	198	mA
		MR		ıt	_	_	450	
Input Current	IIH	$V_{IN} = V_{IH \text{ max}}$	Do~Ds input		_	_	225	μA
		CF		Рь input	_	_	520	
	IIL	$V_{IN} = V_{IL\ min}$				_	_	μA
Output Voltage	V _{OH}	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_{IL \text{ min}}$ $R_T = 50\Omega$,			-1025	-955	-880	mV
	Vol	VIN-VIH max Or VIN=VII	min	$V_{TT} = -2.0 \text{V}$	-1810	-1705	-1620	mV
Output Threshold Voltage	V _{OHC}	$V_{IN} = V_{IH \text{ min}} \text{ or } V_{IN} = V_{II}$		$R_T = 50\Omega$,	-1035		_	mV
output Intestiola voltage	Volc	$V_{IN} = V_{IH \text{ min}} \text{ or } V_{IN} = V_{II}$	mex	$V_{TT} = -2.0 \text{V}$		_	-1610	mV
Innut Voltage	V_{IH}				-1165		-880	mV
put Voltage	V_{IL}				-1810		-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE} = -2.5 \text{V}, V_{CC} = 2.0 \text{V}, Ta = 25 ^{\circ}\text{C}$)

Item	Symbol	Test	Condition	min	typ	max	Unit
Item	t _{PLH}		CP input	0.80	1.30	1.90	ns
Propagation Delay Time	tpHL		MR input	1.20	1.85	2.60	ns
T:	tTLH		0.30	0.90	1.20	ns	
Transition Time	t _{THL}	See Test Circuit and \	400	550	_	MHz	
Toggle Frequency	f _{Tog}	4	D input	0.80		_	
Set-up Time	t su		MR input (Release Time)	2.20			ns
Hold Time	t _h	1	D input	0.50	_		
Hold I line			CP (High)	1.30	_		ns
Pulse Width	t _{PW}		MR (High)	1.50	_		lis

Quad. Multiplexers/Latches

The HD100155 contains four transparent latches, each of which can accept and store data from two sources. When both Enable (\overline{En}) inputs are low, the data that appears at an outputs is controlled by the Select (Sn) inputs, as shown in the operating mode table. In addition to routing data from either D_0 or D_1 , the Select inputs can force the outputs low for the case where the latch is transparent (both Enables are low) and can steer a

MODE TABLE

	CONT	ROLS		OUTPUT
E ₁	E ₂	S ₀	Sı	Q.
Н	×	×	×	latched*
×	Н	×	×	latched*
L	L	L	L	Don
L	L	L	Н	Don+D1n
L	L	Н	L	L
L	L	Н	Н	D ₁₅

H = High Level

high signal from either D_0 or D_1 to an output. The Select inputs can be tied together for applications requiring only that data be steered from either D_0 or D_1 .

A positive-going signal on either Enable input latches the outputs. A high signal on the Master Reset (MS) input overrides all the other inputs and forces the Ω outputs low.


TRUTH TABLE

			Input				Out	put
MR	E ₁	E ₂	Sı		D ₁₆ D ₁₆ D ₁₆ D ₁₆	Dos Dos Dos Dos	ହୁ: ହୁ: ହୁ: ହୁ:	Q. Q. Q.
Н	×	×	×	×	×	×	Н	L
L	L	L	Н	Н	Н	×	L	Н
L	L	L	Н	Н	L	×	Н	L
L	L	L	L	L	×	Н	L	Н
L	L	L	L	L	×	L	Н	L
L	L	L	L	Н	×	×	Н	L
L	L	L	Н	L	Н	×	L	Н
L	L	L	Н	L	×	Н	L	Н
L	L	L	Н	L	L	L	Н	L
L	Н	×	×	×	×	×	No C	hange
L	×	Н	×	×	×	×	No C	hange


H = High Level

\times - Immaterial

PIN ARRANGEMENT



LOGIC DIAGRAM



L = Low Level

 $[\]times = Immaterial$

^{* =} Stores data present before En went high.

L = Low Level

DC CHARACTERISTICS ($V_{EE} = -4.5 \text{ V}$, $V_{cc} = \text{GND}$, $T_a = 0 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Te	est Condition		min	typ	max	Unit
Supply Current	IEE	All input open			66	95	133	mA
Supply Current	122	· · · · · · · · · · · · · · · · · · ·	S, input				220	
			E, input		_	_	350	
I Comment	Iтн	$V_{IN} = V_{IH \text{ max}}$	Data inpu	ıt	_	_	340	μA
nput Current				MR input		_	430	
	IIL	$V_{IN} = V_{IL \ min}$			0.5	_	_	μA
	Von			$R_T = 50\Omega$,	-1025	-955	-880	mV
Output Voltage	Vol	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN}$	$=V_{IL\ min}$	$V_{TT} = -2.0V$	-1810	-1705	-1620	mV
	Volc			$R_T = 50\Omega$,	-1035	_	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH \min} \text{ or } V_{IN}$	= VIL max	$V_{TT} = -2.0V$	_	_	-1610	mV
Input Voltage	VIH				-1165	_	-880	mV
	VIL				-1810	_	-1475	mV

TAC CHARACTERISTICS $(V_{EE} = -2.5 \text{ V}, V_{cc} = 2.0 \text{ V}, T_a = 25^{\circ}\text{C})$


Item	Symbol	Test	Condition	min	typ	max	Unit
			Data input	0.50	1.20	1.75	
	t _{PLH}		S input	1.30	2.50	3.45	
Propagation Delay Time	tPHL		E input 0.80 1		1.70	2.40	ns
	1,,,,,		MR input	0.80	1.85	2.90	
T T:	t _{TLH}	See Test Circuit and	Waveform	0.35	1.10	1.65	ns
Transition Time	t THL	See lest offeur una					
			Data input	0.60			
Set-up Time	t su		S input	2.30	_	_	ns
Det-up Time			MR input (Release Time)	1.60	_	-	
		†	Data input	0.30		_	
Hold Time	t,		S input	-0.50	_	_	ns
Pulse Width			$\overline{E_1}, \overline{E_2}(Low)$	1.60	_	_	
	t_{pw}		MR (High)	1.45	_	_	ns

Mask-merge


The HD100156 merges two 4-bit words to form a 4-bit output word. The AMj enable allows the merge of An into Bn by one, two, or three places (per the ASj value) from the left. The BMj enable similarly allows the merge of Bn into An from the left (per the BSj value). The Bn merge overrides the An merge when both are enabled. This means An first merges into Bn and Bn then merges into the An merge. A Bn address (BSj) greater than or equal to the An address (ASj) thus forces the outputs to all Bn. The merge outputs feed 4 latches, which have a common enable ($\overline{\mathbb{E}}$) input. All inputs have a 50k Ω (typ.) pull-down resistor tied to V_{EE}.

All four outputs do not have pull-down resistors, so they have wired-OR capability and will require external resistors.

PIN ARRANGEMENT



BLOGIC DIAGRAM



TRUTH TABLE

BM ₁	,			Innut									
BM ₁				Input						Out	·		
	BM o	AM ₁	AM _o	BS ₁	BS₀	AS ₁	AS₀	Ē	$\overline{Q}_{\mathfrak{o}}$	$\overline{\mathbf{Q}}_{1}$	Q ₂	Q ₃	
×	×	Н	×	×	×	×	×	L	Во	B ₁	B2	B ₃	
Н	×	×	×	×	×	×	×	L	Во	B ₁	В2	Вз	
L	L	L	L	×	×	×	×	L	Αo	A 1	A2	A 3	
L	L	L	Н	×	×	L	L	L	B₀	Вı	B ₂	Вз	
L	L	L	Н	×	×	L	Н	L	Αo	Bı	B2	Вз	
L	L	L	Н	×	×	н	L	L	Αo	A 1	B2	В3	
L	L	L	Н	×	×	H	Н	L	Αo	Αı	A ₂	Вз	
L	Н	L	L	L	L	×	×	L	Αo	A 1	A ₂	A 3	
L	Н	L	L	L	Н	×	×	L	Bo	Aı	A ₂	A 3	
L	Н	L	L	Н	L	×	×	L	В₀	Вı	A ₂	A 3	
L	Н	L	L	Н	Н	×	×	L	Bo	В	B2	A 3	
L	Н	L	Н	L	L	L	Н	L	Αo	Вı	B2	Вз	
L	Н	L	Н	L	L	Н	L	L	Αo	\mathbf{A}_1	B2	Вз	
L	Н	L	Н	L	L	Н	Н	L	Αo	A 1	A ₂	Вз	_
L	Н	L	Н	L	Н	Н	L	L	Во	A 1	B2	Вз	_
L	Н	L	Н	L	Н	Н	Н	L	Bo	Αı	A ₂	Вз	_
L	Н	L	Н	Н	L	Н	Н	L	Bo	Вı	A ₂	Вз	
L	Н	L	Н	н	Н	Н	Н	Ĺ	Bo	Вı	B₂	Вз	$\widehat{\mathbf{w}}$
	Н	L	Н	Н	Н	Н	L	L	Вo	В1	B ₂	Вз	_ ₹
L	Н	L	Н	н	Н	L	Н	L	Во	B ₁	B2	Вз	SSS
L	Н	L	Н	Н	Н	L	L	L	B ₀	Bı	B2	Вз	ADDRESS (BS)>ADDRESS (AS)
L	Н	L	Н	Н	L	Н	L	L	Bo	B ₁	B2	Вз	ÀAD
L	Н	L	Н	Н	L	L	Н	L	Bo	Bı	B,2	Вз	$\widehat{\mathbf{s}}$
L	Н	L	Н	Н	L	L	L	L	Bo	Bı	B₂	Вз) <u>@</u>
L	Н	L	Н	L	Н	L	Н	L	B ₀	B ₁	B2	Вз	ESS
L	Н	L	Н	L	Н	L	L	L	Bo	B ₁	B2	Вз	DR
L	Н	L	Н	L	L	L	L	L	Bo	Bı	B ₂	Вз	AI
×	×	×	×	×	×	×	×	Н	Qo	\mathbf{Q}_1	Q ₂	Q ₃	

H = High Level
L = Low Level
× = Don't Care

DC CHARACTERISTICS $(V_{EE} = -4.5\text{V}, V_{CC} = \text{GND}, Ta = 0 \sim +85^{\circ}\text{C})$

Item	Symbol	Test	Condition		min	typ	max	Unit
Supply Current	IEE	All input open			107	153	214	mA
	_		BS _i , AS	BS_i , AS_i , \overline{E} , BM_i , AM_i		_	265	
nput Current	IIн	$V_{IN} = V_{IH max}$	An, Bn		_	_	340	μA
	IIL	$V_{IN} = V_{IL \ min}$				_	-	μΑ
	Von	$R_T = 50\Omega$,			-1025	- 955	-880	mV
Output Voltage	Vol	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V$	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_{IL \text{ min}}$ $V_{TT} = -2.00$		-1810	-1705	-1620	mV
	Vonc			$R_T = 50\Omega$,	-1035	_	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH \ min} \ \text{or} \ V_{IN} = V$	IL max	$V_{TT} = -2.0 \text{V}$	_	_	-1610	mV
	VIH			***************************************	-1165	_	-880	mV
nput Voltage	VIL					_	-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE} = -2.5 \text{V}, V_{CC} = 2.0 \text{V}, T_a = 25 ^{\circ}\text{C}$)

Item	Symbol	Tes	t Condition	min	typ	max	Unit
			An, Bn	0.70	1.20	1.85	
Propagation Delay Time	tplH		Ē	1.40	2.00	3.00	
11 opugution Delay 1 inic	t _{PHL}		Address	1.60	2.60	3.75	ns
			AM _i , BM _i	1.60	2.70	4.05	
Transition Time	ttlh tthl			0.50	0.90	3.00	ns
		See Test Circuit	Data	0.20	_	_	
Set-up Time	tsu	and Waveforms	AM _i , BM _i	2.00	_	_	ns
			AS _i , BS _i	2.00		_	
			Data	1.70	-	_	
Hold Time	t _h		AM _i , BM _i	-0.30	_	_	ns
			AS _i , BS _i	-0.30	-	_	
Pulse Width	t _{PW}		E (Low)	1.60			ns


8-bit Shift Matrix

The HD100158 contains a combinatorial network which performs the function of an 8-bit shift matrix. Three control lines (Sn) are internally decoded and define the number of places which an 8-bit word present at the inputs (Dn) is shifted to the left and presented at the outputs (Zn). A Mode Control input (M) is provided which if low, forces low all outputs to the right of the one that contain D7. This operation is sometimes referred to as "low backfill".

If M is high, an end-round shift is performed such that D_0 appears at the output to the right of the one that contains D7.

This operation is commonly referred to as "barrel shifting".

PIN ARRANGEMENT



TRUTH TABLE


	INP	UT					OUT	PUT			
M	So	Sı	S2	Zo	Z_1	Z_2	Z_3	Z₄	Zs	Z ₆	Z ₇
×	L	L	L	D_0	\mathbf{D}_1	D_2	D_3	D_4	Ds	D_6	D ₇
L	Н	L	L	\mathbf{D}_1	D ₂	D_3	D ₄	D ₅	D_6	\mathbf{D}_{7}	L
L	L	Н	L	D_2	D_3	D_4	D ₅	D_6	D_7	L	L
L	Н	Н	L	D_3	D ₄	D ₅	D_6	D_7	L	L	L
L	L	L	Н	D ₄	D ₅	D ₆	D_7	L	L	L	L
L	Н	L	Н	D ₅	D_6	D ₇	L	L	L	L	L
L	L	Н	Н	D_6	D_7	L	L	L	L	L	L
L	Н	Н	Н	D_7	L	L	L	L	L	L	L
Н	Н	L	L	\mathbf{D}_1	D_2	D_3	D ₄	D_5	D_6	D_7	D_0
Н	L	Н	L	D_2	D_3	D ₄	D ₅	D_6	D_7	D_0	D ₁
Н	Н	Н	L	D_3	D ₄	D ₅	D_6	D ₇	D ₀	D_1	D_2
Н	L	L	Н	D_4	D ₅	D ₆	D ₇	D_0	\mathbf{D}_1	D_2	D_3
Н	Н	L	Н	\mathbf{D}_{5}	D_6	D ₇	D_0	D_1	D ₂	D ₃	D ₄
Н	L	Н	Н	D_6	D_7	D ₀	D_1	D_2	D_3	D ₄	Ds
Н	Н	Н	Н	\mathbf{D}_{7}	D_0	D_1	D₂	D ₃	D ₄	D ₅	D_6

H = High level

L = Low level

 $\times = Immaterial$

LOGIC DIAGRAM



DC CHARACTERISTICS ($V_{EE} = -4.5 \text{ V}$, $V_{cc} = \text{GND}$, $T_a = 0 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Test Condition	l	min	typ	max	Unit
Supply Current	I _{EE}	All input open		84	120	168	mA
	I _{IH}	$V_{IN} = V_{IH}$ max		-	_	220	μA
Input Current	IIL	VIN = VIL min		0.5	_	_	μA
	Von		$R_T = 50\Omega$	-1025	-955	-880	mV
Output Voltage	Vol	$V_{IN} = V_{IH}$ max or $V_{IN} = V_{IL}$ min	$V_{TT} = -2.0 \mathrm{V}$	-1810	-1705	-1620	mV
	Vonc		$R_T = 50\Omega$	-1035	_	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH \ min} \ \text{or} \ V_{IN} = V_{IL \ max}$	$V_{TT} = -2.0 \text{ V}$	_	_	-1610	mV
	VIH			-1165	_	-880	mV
Input Voltage	VIL			-1810	-	-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE} = -2.5 \text{V}, V_{CC} = 2.0 \text{V}, Ta = 25 ^{\circ}\text{C}$)


Item	Symbol	Test Condition		min	typ	max	Unit
Propagation Delay Time Transition Time			D input	1.00	1.70	2.45	
	ŧ PLH		M input	1.25	2.30	3.90	ns
	tphl	See test circuit	S _n input	1.50	2.30	3.75	<u> </u>
	ttlh	and waveform		0.50	1.30	2.20	ns
	tTHL						<u></u>

Dual Parity Generators/Checkers


The HD100160 is a Dual Parity Checker/ Generator. Each half has nine inputs, with the output being high when an even number of inputs are high. One of the nine inputs(la or lb) has the shorter through-put delay and is therefore preferred as the expansion input for generating parity for 16 or more bits. The HD100160 also has a Compare ($\overline{\mathbb{C}}$) output which allows the circuit to compare two 8-bit words.

The \overline{C} output is low when the two words match, bit for bit.

PIN ARRANGEMENT



■ LOGIC DIAGRAM



TRUTH TABLE (each half)

Sum of High Input	Output Z
EVEN	Н
ODD	L

 $\overline{C} = (I_{0a} \bigoplus I_{1a}) + (I_{2a} \bigoplus I_{3a}) + (I_{4a} \bigoplus I_{5a}) + (I_{6a} \bigoplus I_{7a}) + (I_{6b} \bigoplus I_{1b}) + (I_{2b} \bigoplus I_{3b}) + (I_{4b} \bigoplus I_{5b}) + (I_{6b} \bigoplus I_{7b})$

B DC CHARACTERISTICS ($V_{EE} = -4.5 \text{ V}$, $V_{CC} = \text{GND}$, $T_a = 0 \sim +85 ^{\circ}\text{C}$)

Item	Symbol		Test Condition		min	typ	max	Unit
Supply Current	IEE	All input open			57	82	115	mA
	I_{IH}	V _{IN} =V _{IH} max	Ib, Ia		_	_	340	μA
Input Current	IIH	VIN-VIH max	All input	except Ib and Ia	_	_	220	μA
	IIL	$V_{IN} = V_{IL \ min}$			0.5			μA
Output Voltage	V_{OH}	$V_{IN} = V_{IH \text{ max or }} V_{IN}$	_ V	$R_L = 50\Omega$	-1025	-955	-880	mV
- Carput Voltage	Vol	VIN-VIH max OI VIN	- VIL min	$V_{TT}=-2.0V$	-1810	-1705	-1620	тV
Output Threshold Voltage	Vonc	$V_{IN} = V_{IH \text{ min or }} V_{IN} =$	_ V	$R_L = 50\Omega$	-1035	_	-	mV
Output Threshold Voltage	Volc	VIN-VIH min Of VIN-	- VIL max	$V_{TT}=-2.0V$	_		-1610	mV
Input Voltage	V_{IH}				-1165	_	-880	mV
input voitage	V_{IL}				-1810	- 1	-1475	mV

EXACTERISTICS $(V_{EE} = -2.5 \text{ V}, V_{CC} = 2.0 \text{ V}, T_a = 25^{\circ}\text{C})$


Item	Symbol	Test Condition		min	typ	max	Unit
			Ina, Inb to Z	1.30	2.50	3.80	ns
Propagation Delay Time	t _{PLH}		Ina, Inb to C	1.20	2.00	2.95	ns
	t _{PHL}	See test circuit and waveform	Ia, Ib to Z	0.60	0.90	1.25	ns
Transition Time	t T L H		-	0.40	0.00		
Transition rime	t THL			0.40	0.90	1.40	ns




Dual 8-input Multiplexers

The HD100163 is a dual 8-input Multiplexer. The Data Select(Sn) inputs determine which bit (An and Bn) will be presented at the Outputs (Z_A and Z_B respectively). The same bit (0–7) will be selected for both the Z_A and Z_B output.

PIN ARRANGEMENT



■ LOGIC DIAGRAM



TRUTH TABLE

					Inpu	t					
	Addres	s				D	ata				Output
S2	Sı	S ₀	A ₇ B ₇	A ₆ B ₆	As Bs	A ₄ B ₄	A ₃ B ₃	A ₂ B ₂	A ₁ B ₁	A ₀ B ₀	
L L	L L	L L	×	×	×	×	×	×	×	L H	L H
L L	L L	H H	×	×	×	×	×	×	L H	. x	L H
L L	H H	L L	×	×	×	×	×	L H	×	×	L H
L L	H H	H H	×	×	×	×	L H	×	×	×	L H
H H	L L	L	×	×	×	L H	×	×	×	×	L H
H H	L L	H H	×	×	L H	×	×	×·	×	×	L H
H H	H	L L	×	L H	×	×	×	×	×	×	L H
H H	H H	H H	L H	×	×	×	×	×	×	×	L H

DC CHARACTERISTICS ($V_{EE} = -4.5 \text{ V}$, $V_{cc} = \text{GND}$, $T_a = 0 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
Supply Current	IEE	All input open		76	109	153	mA
	III	VIN= VIH max	S, input	_	_	265	μA
Input Current	1/#	VIN-VIII nez	A., B. input	_	_	340	μA
	IIL	$V_{IN} = V_{IL}$ min		0.5		_	μA
Output Voltage	V_{OH}	VIN=VIH par OF VIN=VII pin	$R_L = 50\Omega$	-1025	-955	-880	тV
Output voitage	Vol	VIN-VIH max OF VIN-VIL min	$V_{TT} = -2.0 \text{V}$	-1810	-1705	-1620	mV
Output Threshold Voltage	Vonc	VIN=VIH min or VIN=VII may	$R_L = 50\Omega$	-1035	_	_	mV
Output Infestion voltage	Volc	VIN VIH min OI VIN VIL max	$V_{TT}=-2.0V$	_	_	-1610	mV
Input Voltage	VIH			-1165	_	-880	mV
Tuhur Aoirake	V_{IL}			-1810	_	-1475	mV

MAC CHARACTERISTICS $(V_{EE} = -2.5\text{V}, V_{CC} = 2.0\text{V}, T_a = 25^{\circ}\text{C})$


Item	Symbol	Test Condition		min	typ	max	Unit
Propagation Delay Time	t _{PLH}		Data input	0.60	0.95	1.60	
Fropagation Delay Time	t _{PHL}	See Assa simula and	Select input	1.10	1.75	2.50	ns
Transition Time	t _{TLH}	See test circuit and waveforms		0.55	1.20	1.70	
Transition Time	t _{THL}			0.33	1.20	1.70	ns

16-input Multipiexers


The HD100164 is a 16-input Multiplexer. Data paths are controlled by four select line (S_0-S_3) .

Their decoding is shown in the truth table. Output data polarity is the same as the selected input data.

PIN ARRANGEMENT



LOGIC DIAGRAM



TRUTH TABLE

S	Sı	S2	S₃	Z
L	L	L	L	Io
Н	L	L	L	Iı
L	Н	L	L	I2
Н	Н	L	L	Iз
L	L	H	L	I.
Н	L	Н	L	Is
L	H	H	L	I ₆
Н	H	H	L	I7
L	L	L	Н	I ₈
Н	L	L	Н	Ī,
L	H	L	Н	I 10
Н	H	L	H	In
L	L	н	Н	I 12
Н	L	Н	H	I 13
L	Н	Н	Н	I14
Н	Н	Н	Н	I 15

TOC CHARACTERISTICS ($V_{EE} = -4.5 \text{ V}$, $V_{cc} = \text{GND}$, $T_a = 0 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
Supply Current	IEE	All input open		43	70	98	mA
			In input	_	_	280	μA
	IIH	$V_{IN} = V_{IH \text{ max}}$	So, S1 input	-	_	240	μA
Input Current			S ₂ , S ₃ input	_	_	200	μA
	Vou	$V_{IN} = V_{IL \ min}$	L min			_	μA
	V _{OH}		$R_L = 50\Omega$	-1025	-955	-880	mV
Output Voltage	Vol	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_{IL \text{ min}}$	$V_{TT} = -2.0V$	-1810	-1705	-1620	mV
	Vonc		$R_L = 50\Omega$	-1035	_		mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IN \text{ min}} \text{ or } V_{IN} = V_{IL \text{ max}}$	$V_{TT} = -2.0 \text{V}$	_	_	-1610	mV
	VIH			-1165	_	-880	mV
Input Voltage	VIL			-1810		-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE} = -2.5 \text{V}, V_{CC} = 2.0 \text{V}, T_a = 25 ^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
			In input	0.95	1.60	2.75,	
Propagation Delay Time	t _{PLH}		So, Si input	1.45	2.40	3.55	ns
	t _{PHL}	See test circuit and waveform	S2, S3 input	1.10	1.85	2.95	
Transition Time	t _{TLH}			0.60	1.00	1.60	ns




Universal Priority Encoders

The HD100165 contains eight input latches with a Common Enable (\overline{E}) followed by encoding logic which generates the binary address of the highest priority input having a high signal. The circuit operates as a dual 4-input encoder when the Mode Control input (M) is low, and as a single 8-input encoder when M is high.

In the 8-input mode, Q_0 , Q_1 and Q_2 are the relevant outputs, I_0 is the highest priority input and GS_1 is the relevant Group Signal output. In the dual mode, Q_0 , Q_1 and GS_1 operate with I_0 - I_3 . Q_2 , Q_3 and GS_2 operate with I_4 - I_7 .

A GS output goes low when its pertinent inputs are all low. Inputs are latched when \overline{E} goes high. A high signal on the Output Enable (\overline{OE}) input forces all Q outputs low and GS outputs high. Expansion to accommodate more inputs can be done by connecting the GS output of a higher priority group to the \overline{OE} input of the next lower priority group.

■ PIN ARRANGEMENT



TRUTH TABLE


Ē	ŌĒ	M	Ιο	Ιı	I2	I3	I.	I ₅	Ι6	Ι,	Q ₀	\mathbf{Q}_1	Q_2	Q_3	GS ₁	GS ₂
L	L	L	Н	×	×	×					L	L			Н	
L	L	L	L	Н	×	×					Н	L			Н	
L	L	L	L	L	Н	×					L	Н			Н	
L	L	L	L	L	L	Η.					Н	Н			Н	
L	L	L	L	L	L	L					L	L	ļ		L	
L	L	L					Н	×	×	×			L	L		Н
L	L	L					L	Н	×	×			Н	L		Н
L	L	L					L	L	Н	×			L	Н		н
L	L	L					L	L	L	Н			Н	Н		Н
L	L	L					L	L	L	L			L	L		L
L	L	Н	Н	×	×	×	×	×	×	×	L	L	L	L	Н	Н
L	L	н	L	Н	×	×	×	×	×	×	Н	L	L	L	н	Н
L	L	Н	L	L	Н	×	×	×	×	×	L	Н	L	L	н	Н
L	L	Н	L	L	L	Н	×	×	×	×	Н	H	L	L	н	Н
L	L	Н	L	L	L	L	Н	×	×	×	L	L	Н	L	Н	Н
L	L	Н	L	L	L	L	L	Н	×	×	н	L	Н	L	Н	Н
L	L	Н	L	L	L	L	L	L	Н	×	L	Н	Н	L	н	Н
L	L	Н	L	L	Ŀ	L	L	L	L	Н	н	H	Н	L	н	Н
L	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	Н
×	Н	×	×	×	×	×	×	×	×	×	L	L	L	L	Н	Н
Н	L	L	×	×	×	×	×	×	×	×	*	*	*	*	*	*
Н	L	н	×	×	×	×	×	×	×	×	*	*	*	*	*	*

H = High Level

L = Low Level

 $* = Stores data present before <math>\overline{E}$ went high.

LOGIC DIAGRAM



DC CHARACTERISTICS $(V_{EE} = -4.5 \text{ V}, V_{CC} = \text{GND}, Ta = 0 \sim +85^{\circ}\text{C})$

Item	Symbol	Test Condition		min	typ	max	Unit
Supply Current	IEE	All input open		77	110	154	mA
Барріу Саттень	I_{IH}	$V_{IN} = V_{IH \text{ max}}$		_		230	μA
Input Current	I_{IL}	$V_{IN} = V_{IL}$ min		0.5	_		μA
	VoH		$R_T = 50\Omega$,	-1025	-955	8 80	mV
Output Voltage	Vol	$V_{IN}=V_{IH max}$ or $V_{IN}=V_{IL min}$	$V_{TT} = -2.0 \text{V}$	-1810	-1705	-1620	mV
	Vonc		$R_T = 50\Omega$,	-1035		-	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH \text{ min}} \text{ or } V_{IN} = V_{IL \text{ max}}$	$V_{TT} = -2.0 \text{V}$	_		-1610	mV
	VIH			-1165	_	-880	mV
Input Voltage	VIL			-1810		-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE} = -2.5\,\mathrm{V},\ V_{CC} = 2.0\,\mathrm{V},\ Ta = 25\,\mathrm{^{\circ}C}$)

Item	Symbol		Test Condition	min	typ	max	Unit
			In→Qn, Qn	1.10	2.15	3.40	
			In→GS ₁ , GS ₂	1.00	2.00	3.40	
			Ē→Qn, Qn	1.40	3.00	4.00	
	t _{PLH}		Ē→GS ₁ , GS ₂	1.40	3.00	4.00	
Propagation Delay Time	tPHL	Fig. 1	ŌE→Qn, Qn	1.00	1.75	2.60	ns
			OE→GS ₁ , GS ₂	1.00	1.80	2.85	
			M→Qn, Qn	1.00	2.00	3.20	
			$M \rightarrow GS_1, GS_2$	1.00	2.00	3.20	
	t _{TLH}	1		0.30	0.90	1.30	ns
Transition Time	t _{THL}						
Set-up Time	tsu	F: 0	In input	0.80		_	ns
Hold Time	t _h	Fig. 2	in input	0.50			ns




Fig.1 Propagation Delay Time





Fig.2 Set-up and Hold Time

9-bit Comparators


The HD100166 is a 9-bit Magnitude Comparator which compares the arithmetic value of two 9-bit words and indicates whether one word is greater than, or equal to the other.

The outputs do not have pull down resistors, which provides the wire OR functions by trying several outputs together.

PIN ARRANGEMENT



LOGIC DIAGRAM



TRUTH TABLE

				11	0						
A_8 B_8	A7 B7	A ₆ B ₆	As Bs	A ₄ B ₄	A ₃ B ₃	A ₂ B ₂	1 A D	T	 	Output	т
H L					113 D3	A2 D2	A ₁ B ₁	A ₀ B ₀	A>B	B>A	A = B
L H									Н	L	Н
$A_8 = B_8$	H L								L	Н	н
$A_8 = B_8$	LH								Н	L	Н
$A_8 = B_8$	$A_7 = B_7$	H L	-	-					L	Н	Н
$A_8 = B_8$	$A_7 = B_7$	LH							Н	L	Н
$A_8 = B_8$	$A_7 = B_7$	$A_6 = B_6$	H L		ł				L	Н	Н
$A_8 = B_8$	$A_7 = B_7$	$A_6 = B_6$	LH			l			Н	L	Н
$A_8 = B_8$	$A_7 = B_7$								L	Н	н
$A_8 = B_8$		$A_6 = B_6$	$A_5 = B_5$	H L					Н	L	Н
	$A_7 = B_7$	$\mathbf{A}_6 = \mathbf{B}_6$	$A_5 = B_5$	LH					L	н	н
$A_8 = B_8$	$\mathbf{A}_7 = \mathbf{B}_7$	$A_6 = B_6$	$\mathbf{A}_5 = \mathbf{B}_5$	$A_4 = B_4$	H L				н	L	Н
$A_8 = B_8$	$\mathbf{A}_7 = \mathbf{B}_7$	$A_6 - B_6$	$A_5 = B_5$	$A_4 = B_4$	Lн				L	H	
$A_8 = B_8$	$A_7 = B_7$	$A_6 = B_6$	$A_5 = B_5$	A4=B4	$A_3 = B_3$	H L			Н		Н
$A_8 = B_8$	$A_7 = B_7$	$A_6 = B_6$	$A_5 = B_5$	AB.	$A_3 = B_3$	L H				L	Н
$A_8 = B_8$	$A_7 = B_7$	$A_6 = B_6$	$A_5 = B_5$	A ₄ =B ₄	$A_3 = B_3$	$A_2 = B_2$			L	Н	Н
$A_8 - B_8$	$A_7 = B_7$	$A_6 = B_6$	A5=B5	$A_4 = B_4$			H L		Н	L	Н
$A_8 = B_8$	$A_7 = B_7$				$A_3 = B_3$	$A_2 = B_2$	L H		L	Н	Н
$A_8 = B_8$	1	$A_6 = B_6$	$A_5 = B_5$	$A_4 = B_4$	$A_3 = B_3$	$A_2 = B_2$	$\mathbf{A}_1 = \mathbf{B}_1$	H L	Н	L	Н
1	$A_7 = B_7$	$A_6 = B_6$	$A_5 = B_5$	$A_4 = B_4$	$A_3 = B_3$	$A_2 = B_2$	$\mathbf{A}_1 = \mathbf{B}_1$	Lн	L	н	Н
A ₈ = B ₈	$\mathbf{A}_7 = \mathbf{B}_7$	$\mathbf{A}_6 = \mathbf{B}_6$	$A_5 = B_5$	$A_4 = B_4$	$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	L	L

H = High LevelL = Low Level Blank = Don't care

\blacksquare DC CHARACTERISTICS ($V_{EE}\!=\!-4.5\,\mathrm{V},\ V_{CC}\!=\!\mathrm{GND},\ Ta\!=\!0\!\sim\!+85^\circ\mathrm{C}$)

Item	Symbol	Test Condition		1		т	r
Supply Current	,			min	typ	max	Unit
Cappiy Current	IEE	All input open		119	170	238	mA
Input Current	I_{IH}	$V_{IN} = V_{IH \text{ max}}$			_	250	μA
	IIL	$V_{IN} = V_{IL}$ min		0.5	_	_	μA
Output Voltage	V _{OH}	$V_{IN} = V_{IH \text{ max or }} V_{IN} = V_{IL \text{ min}}$	$R_T = 50\Omega$,	-1025	-955	-880	mV
	Vol	T. D. Mark	$V_{TT}=-2.0\mathrm{V}$	-1810	-1705	-1620	mV
Output Threshold Voltage	Vouc	$V_{IN} = V_{IH \text{ min or }} V_{IN} = V_{IL \text{ mag}}$	$R_T = 50\Omega$,	-1035	_	_	mV
	Volc	12	$V_{TT}=-2.0V$		_	-1610	mV
nput Voltage	V _{IH}			-1165	-	-880	mV
	V_{IL}			-1810	_	-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE} = -2.5\,\mathrm{V},\ V_{CC} = 2.0\,\mathrm{V},\ T_a = 25\,^{\circ}\mathrm{C}$)

Item	Symbol	Test Condition	min	typ	max	Uni
Propagation Delay Time	t _{PLH}			1 7	- mux	Ont
Tropagation Delay Time	t_{PHL}		1.20	2.10	3.20	ns
Transition Time	t _{TLH}	See test circuit and waveform				
Transition Time	t _{THL}		0.45	0.90	1.35	ns




Universal Demultiplexers/Decoders


The HD100170 Universal Demultiplexer/Decoder functions as either a dual Mode Control input(M). In the dual mode, each half has a pair of active low Enable(E) inputs. Pin assignments for the E inputs are such that in the 1-of-8 mode they can easily be tied together in pairs to provide two active low enables (pin 16 to 17 and pin 19 to 20).

Signals applied to auxiliary inputs Ha, Hb and Hc determine whether the outputs are active high or active low. In the dual 1-of-4 mode the address inputs are A0a, A1a and A0b, A1b with A2a unused (i.e., left open, tied to V_{BB} or with low signal applied). In the 1-of-8 mode, the address inputs are A0a, A1a, A2a with A0b and A1b low or open.

PIN ARRANGEMENT



ELOGIC DIAGRAM



TRUTH TABLE

 \bullet Dual 1-of-4 Mode $(M = A_{2a} = H_C = L)$

	Ing	out		Active High Output (Ha, Hb=H)				Active Low Output (Ha, Hb=L)				
E _{a1}	E _{a2}	A1.	A ₀	Z0a Z1a Z2a Z3a				Zoa	Zıa	Z2.	Z3a	
E _{b1}	E ₆₂	А1ь	Аоь	Zob	Z16	Zzb	Zзь	Zob	Z16	Z _{2b}	Z _{3b}	
Н	×	×	×	L	L	L	L	Н	Н	Н	Н	
×	Н	×	×	L	L	L	L	Н	Н	Н	н	
L	L	L	L	Н	L	L	L	L	Н	Н	Н	
L	L	L	Н	L	Н	L	L	Н	L	Н	н	
L	L	Н	L	L	L	Н	L	Н	Н	L	Н	
L	Ļ	Н	Н	L	L	L	Н	Н	Н	Н	L	

Single 1-of-8 Mode (M=H: A_{0b} = A_{1b} = H_a = H_b =L)

	Input						Activ	e High (Output				
		Input				(H _C =H)*							
E ₁	E ₂	A2.	A ₁	A ₀	Ζo	\mathbf{Z}_1	Z₂	Z 3	Z ₄	Zs	Z ₆	Z,	
Н	×	×	×	×	L	L	L	L	L	L	L	L	
×	Н	×	×	×	L	L	L	L	L	L	L	L	
L	L	L	L	L	н	L	L	L	L	L	L	L	
L	L	L	L	Н	L	н	L	L	L	L	L	L	
L	L	L	Н	L	L	L	н	L	L	L	L	L	
L	L	L	Н	Н	L	L	L	Н	L	L	L	L	
L	L	Н	L	L	L	L	L	L	Н	L	L	L	
L	L	Н	L	н	L	L	L	L	L	Н	L	L	
L	L	Н	Н	L	L	L	L	L	L	L	н	L	
L	L	Н	Н	н	L	L	L	L	L	L	L	Н	

^{*} For $H_{\rm c}$ = Low, output states are complemented.

 $E_{1}\!=E_{a1}\cdot E_{b1},\ E_{a2}\cdot E_{b2}$

BDC CHARACTERISTICS ($V_{EE} = -4.5 \text{V}$, $V_{cc} = \text{GND}$, $T_a = 0 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Test Con	dition		min	typ	max	Unit
Supply Current	IEE	All input open			76	109	153	mA
	I _{tH}	VIN=VIH max	He, Ao, Ala, Ala input		_		310	μA
Input Current	11#	VIN VIH max	All other input		_	_	250	μA
	I _{1L}	VIN=VIL min				_	_	μA
0.4.4.11.	Von	VIN=VIH max OF VIN=VIL min		$R_L = 50\Omega$,	-1025	-955	-880	mV
Output Voltage	Vol	VIN VIH max OT VIN VIL min		$V_{TT}=-2.0 \text{ V}$	-1810	-1705	-1620·	mV
Output Threshold Voltage	Vonc	$V_{IN}=V_{IH}$ min or $V_{IN}=V_{IL}$ max	$R_L = 50\Omega$		-1035		_	mV
Output Inresnoid voitage	Volc	VIN = VIH min Or VIN = VIL max		$V_{TT}=-2.0V$	_		-1610	тV
Input Voltage	VIH				-1165	_	-880	тV
nput Voltage	V_{IL}				-1810	_	-1475	mV


MAC CHARACTERISTICS $(V_{EE} = -2.5\text{V}, V_{cc} = 2.0\text{V}, T_a = 25^{\circ}\text{C})$

Item	Symbol	Test Condition			typ	max	Unit
			Ē₄/Ē₅ input	0.90	1.35	1.95	ns
Propagation Delay Time	t _{PLH}	A input		0.90	1.60	2.40	ns
		See test circuit and waveform	H input	1.00	1.75	2.80	ns
			M input	1.55	2.60	3.70	ns
Transition Time	t _{TLH}			0.35	1.00	2.20	
Transition Time	tTHL			0.35	1.00	2.20	ns


Triple 4-input Multiplexers with Enable

The HD100171 contains Triple 4-input multiplexers which share a common decoder (inputs S0 and S1). Output buffer gates provide true and complement outputs. A high on the Enable input (E) forces all true outputs low (see truth table).

MIPIN ARRANGEMENT



LOGIC DIAGRAM



TRUTH TABLE

So	Sı	Z.
L	L	Io.
Н	L	I1=
L	Н	I 2 a
Н	Н	I3n
×	×	L
	L H L H	L L H H H

DC CHARACTERISTICS $(V_{EE} = -4.5\text{V}, V_{CC} = \text{GND}, T_a = 0 \sim +85^{\circ}\text{C})$

Item	Symbol	Test Cond	ition		min	typ .	max	Unit
Supply Current	IEE	All input open			56	81	114	m A
			So, S1,	Ē input	_	_	300	μA
Input Current	I _{1H}	$V_{IN} = V_{IH}$ max	Data input		-	_	340	μΑ
mput Gurrent	IIL	VIN=VIL min			0.5		_	μΑ
	VoH			$R_L = 50\Omega$	-1025	955	-880	mV
Output Voltage	Vol	$V_{IN}=V_{IH}$ max or $V_{IN}=V_{IL}$ min		$V_{TT}=-2.0V$	-1810	-1705	-1620	mV
	Vonc			$R_L = 50\Omega$	-1035	_	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH}$ min or $V_{IN} \neq V_{IL}$ max		$V_{TT} = -2.0 \text{V}$	_		-1610	mV
	V _{IH}				-1165	_	-880	mV
Input Voltage	VIL				-1810	_	-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE} = -2.5 \text{V}, V_{cc} = 2.0 \text{V}, Ta = 25 ^{\circ}\text{C}$)


Item	Symbol	Test Condition		min	typ	max	Unit
			Data input	0.55	0.95	1.50	ns
Propagation Delay Time	t _{PLH} t _{PHL}		S ₀ /S ₁ input	1.00	1.60	2.40	ns
		See test circuit and waveform	E input	0.90	1.50	2.25	ns
Transition Time	t _{TLH} , t _{THL}			0.40	0.90	1.40	ns

Carry Look-ahead

The HD100179 is a high speed carry look-ahead generator intended for use with the HD100180

6-bit fast Adder and the HD100181 4-bit ALU.

PIN ARRANGEMENT



TRUTH TABLE

• C	1+2 (Outp	ut								
C _N	$\overline{\mathbf{G}_{\mathfrak{o}}}$	$\overline{\mathbf{P}_0}$	Gı	$\overline{P_1}$	$\overline{C_{N+2}}$						
×	×	X	L	×	L						
×	L	×	×	L	L						
L	×	L	×	L	L						
All	All other combinations H										
C _{N+2} =	$\overline{C_{N+2}} = \overline{G_1} \cdot (\overline{P_1} + \overline{G_0}) \cdot (\overline{P_1} + \overline{P_0} + \overline{C_N})$										

• C_{N+4} Output

C _N	$\overline{G_0}$	$\overline{\mathbf{P}_0}$	$\overline{G_1}$	$\overline{\mathbf{P_1}}$	$\overline{G_2}$	$\overline{\mathbf{P_2}}$	G ₃	$\overline{\mathbf{P}_3}$	C N+4
×	×	×	×	X	×	×	L	×	L
×	×	×	X	×	L	×	×	L	L
×	×	×	L	×	×	L	×	L	L
×	L	×	×	L	×	L	×	L	L
L	×	L	×	L	×	L	×	L	L
All other combinations									

 $\overline{C_{N+4}} = \overline{G_3} \cdot (\overline{P_3} + \overline{G_2}) \cdot (\overline{P_3} + \overline{P_2} + \overline{G_1}) \cdot (\overline{P_3} + \overline{P_2} + \overline{P_1} + \overline{G_0}) \cdot \\ (\overline{P_3} + \overline{P_2} + \overline{P_0} + \overline{C_N})$

● C_{N+6} Output

×- Don't care

$\overline{\mathbf{C}_{N}}$	$\overline{G_0}$	$\overline{\mathbf{P}_0}$	$\overline{G_1}$	$\overline{P_1}$	G ₂	$\overline{P_2}$	G ₃	$\overline{P_3}$	G,	$\overline{P_4}$	$\overline{G_5}$	Ps	<u>C</u> _{N+6}
_×	×	×	×	×	×	×	×	×	×	×	L	×	L
×	×	×	×	×	×	×	×	×	L	×	×	L	L
_×	×	×	×	×	×	×	L	×	×	L	×	L	L
_×	×	×	×	×	L	×	×	L	×	L	×	L	L
×	×	×	L	×	×	L	×	L	×	L	×	L	L
×	L	×	×	L	×	L	×	L	×	L	×	L	L
L	×	L	×	L	×	L	×	L	×	L	×	L	L
	All other combinations										Н		


 $\frac{\overline{C_{N+6}} = \overline{C_3} \cdot (\overline{P_3} + \overline{C_4}) \cdot (\overline{P_5} + \overline{P_4} + \overline{P_3}) \cdot (\overline{P_5} + \overline{P_4} + \overline{P_3} + \overline{C_7}) \cdot (\overline{P_5} + \overline{P_4} + \overline{P_3} + \overline{P_7}

• C_{N+8} Output

$\overline{\overline{C}_N}$	$\overline{G_o}$	$\overline{P_0}$	Gı	$\overline{\mathbf{P}_1}$	G ₂	$\overline{P_2}$	G ₃	$\overline{\mathbf{P}_3}$	G ₄	$\overline{P_4}$	G ₅	$\overline{\mathbf{P}_{5}}$	G ₆	$\overline{\overline{P_6}}$	G ₇	$\overline{\overline{P_7}}$	<u></u>
	<u> </u>	-		<u> </u>					<u> </u>				-	P 6	G7	P7	C _{N+8}
×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	L	×	L
×	×	×	×	×	×	×	×	×	×	×	×	×	L	×	×	L	L
×	×	×	×	×	×	×	×	×	×	×	L	×	×	L	×	L	L
\times	×	×	×	×	×	×	×	×	L	×	×	L	×	L	×	L	L
_×	×	×	×	×	×	×	L	×	×	L	×	L	×	L	×	L	L
$_{\times}$	×	×	×	×	L	×	×	L	×	L	×	L	×	L	×	L	L
×	×	×	L	×	×	L	×	L	×	L	×	L	×	L	×	L	L
×	L	×	×	L	×	L	×	L	×	L	×	L	×	L	×	L	L
L	×	L	×	L	×	L	×	L	×	L	×	L	×	L	×	L	L
All other combinations										Н							

 $\frac{\overline{C_{N+6}} = \overline{G_7} \cdot (\overline{P_7} + \overline{G_6}) \cdot (\overline{P_7} + \overline{P_8} + \overline{G_5}) \cdot (\overline{P_7} + \overline{P_8} + \overline{P_5} + \overline{P_5} + \overline{P_6}) \cdot (\overline{P_7} + \overline{P_8} + \overline{P_5} + \overline{P_6}) \cdot (\overline{P_7} + \overline{P_8} + \overline{P_7} + \overline{P_$

BLOGIC DIAGRAM



DC CHARACTERISTICS ($V_{EE} = -4.5\text{V}$, $V_{CC} = \text{GND}$, $Ta = 0 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Condition	min	typ	max	Unit		
Supply Current	IEE	I _{EE} All input open				231	mA	
			G, input		_	250	μA	
Input Current	I _{IH}	$V_{IH} = V_{IH} \text{ max}$	P, input	_	_	340	μ	
	I_{IL}	$V_{IH} = V_{IL}$ min	0.5	_	-	μΑ		
	V _{OH}		$R_T = 50 \Omega$,	-1025	-955	-880	mV	
Output Voltage	V _{O L}	$V_{IN} = V_{IH}$ max or $V_{IN} = V_{IL}$ min	$V_{TT} = -2.0 \text{V}$	-1810	-1705	-1620	тV	
	Vonc		$R_T = 50 \Omega$,	-1035	_	_	тV	
Output Threshold Voltage	Volc	$V_{IN} = V_{IH}$ min or $V_{IN} = V_{IH}$ max	$V_{TT} = -2.0 \text{V}$		_	-1610	mV	
	V_{IH}			-1165	_	-880	тV	
Input Voltage	V_{IL}			-1810	-	-1475	mV	

EAC CHARACTERISTICS ($V_{EE} = -2.5\text{V}$, $V_{CC} = 2.0\text{V}$, $Ta = 25^{\circ}\text{C}$)


Item	Symbol	Test Condition	min	typ	max	Unit
D D.1 Tr	t _{PLH} ,	·	1.10	1.80	2.60	ns
Propagation Delay Time	t_{PHL}	See test circuit and waveform	1.10	1.00		
T T	t _{TLH} ,	See test encurt and wavelorm	0.40	1.00	1.60	ns
Transition Time	t _{THL}					

Fast 6-bit Adders

The HD100180 is a High Speed 6-bit Adder capables of performing as full 6-bit addition of 2 operands in 2ns.


Inputs for the adder are active low Carry-In, Operand A, and Operand B; outputs are Function, active low Carry Generate, and active low Carry Propagate. When used with the HD100179, Full Carry Lookahead, as a second order Lookahead Block. HD100180 provides high speed addition of very long words.

PIN ARRANGEMENT



ELOGIC FUNCTION

MLOGIC DIAGRAM



DC CHARACTERISTICS ($V_{EE} = -4.5\text{V}$, $V_{cc} = \text{GND}$, $Ta = 0 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
Supply Current	IEE	All input open		137	195	255	mA
	I_{IH}	$V_{IN} = V_{IH}$ max	$V_{IN} = V_{IH}$ max			220	μΑ
Input Current	IIL	$V_{IN} = V_{IL}$ min			_	_	μΑ
Output Voltage	V _{OH}	$V_{IN} = V_{IH}$ max or $V_{IN} = V_{IL}$ min	$R_T = 50 \Omega$,	-1025	-955	-880	mV
	Vol		$V_{TT} = -2.0 \text{V}$	-1810	-1705	-1620	mV
	Vonc		$R_T = 50 \Omega$,	-1035	_	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH}$ min or $V_{IN} = V_{IL}$ max $V_{TT} = -2.0 \text{V}$		_		-1610	mV
	V _{IH}			-1165		-880	mV
Input Voltage	VIL			-1810	_	-1475	mV

EAC CHARACTERISTICS ($V_{EE} = -2.5\text{V}$, $V_{CC} = 2.0\text{V}$, $Ta = 25^{\circ}\text{C}$)

Item	Symbol	Test Condition	min	typ	max	Unit	
			An/Bn→Fn	1.20	2.25	3.55	
Propagation Delay Time	t _{PLH} ,		An/Bn→Pn	1.00	1.90	2.95	
	t _{PHL}	See test circuit and waveform	An/Bn→Gn	1.30	2.10	3.20	ns
			$\overline{C_{1N}} \to Fn$	1.00	2.10	3.45	
Transition Time	t _{TLH} ,			0.50	1.30	2.40	ns
	t THL			0.50	1.30	2.40	IIS

4-bit Binary/BCD ALU

The HD100181 performs eight logic operations and eight arithmetic operations on a pair of 4-bit words. The operating mode is determined by signals applied to the Select (Sn) inputs, as shown in the Function Select table. In addition to performing binary arithmetic, the circuit contains the necessary correction logic to perform BCD addition and subtraction. Output latches are provided to reduce overall package count and increase system operating speed. When the latches are not required, leaving the Enable $(\overline{\rm E})$ input open makes the latches transparent.

PIN ARRANGEMENT FUNCTION

Ao 1		24 A1
Fo 2		23 A2
F1 3		22 A ₃
F2 4		21 S ₃
F3 5		20 S2
Vcc 6		19 E
VCCA 7		18 VEE
C _{N+4} 8		17 Sı
P 9		16 So
G 10		15 B ₃
C _N 11		14 B2
Bo 12		13 Bı
-	(Top View)	

FUN	CTION	SELE	CT TA	ABLE
S ₃	S₂	Sı	S ₀	Function
L	L	L	L	A plus B BCD
L	L	L	H	A minus B BCD
L	L	Н	L	B minus A BCD
L	L	Н	Н	0 minus B BCD
L	Н	L	L	A plus B Binary
L	Н	L	Н	A minus B Binary
L	Н	Н	L	B minus A Binary
L	Н	Н	Н	0 minus B Binary
Н	L	L	L	$F_n = A_nB_n + \overline{A_n}\overline{B_n}$
Н	L	L	Н	$F_n = A_n \overline{B_n} + \overline{A_n} B_n$
Н	L	Н	L	$F_n = A_n + B_n$
Н	L	Н	Н	$F_n = A_n$
Н	Н	L	L	$F_n = \overline{B_n}$
Н	Н	L	Н	Fn=Bn

Н

 $F_n = A_nB_n$

 $F_n = Low$

The circuit uses internal lookahead carry to

minimize delay to the F outputs and to the ripple

Carry Output, Cn+4. Group carry lookahead Pro-

pagate (\overline{P}) and Generate (\overline{G}) outputs are also

provided, which are independent of the carry In

Co. The P output goes low when a plus operation produces fifteen (nine for BCD) or when a minus

operation produces zero. Similarly, \overline{G} goes low

when the sum of A and B is greater than fifteen

(nine for BCD) in plus mode, or when their

difference is greater than zero in a minus mode.




Н

Н

Н

Н

LOGIC DIAGRAM



EDC CHARACTERISTICS ($V_{EE} = -4.5\text{V}$, $V_{cc} = \text{GND}$, $T_a = 0 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
Supply Current	IEE	All input open		135	195	270	mA
	I_{IH}	$V_{IN} = V_{IH} \text{ max}$	Sn, E input	_		350	`μA
Input Current	11#	VIN VIH MAX	Other inputs	_	_	250	μA
	I_{IL}	$V_{IN} = V_{IL}$ min				_	μA
Output Voltage	V _{OH}	$V_{IN} = V_{IH}$ max or $V_{IN} = V_{IL}$ min	$R_T = 50 \Omega$,	-1025	-955	-880	mV
Output Voltage	Vol	VIN VIH MAX OF VIN VIL MIN	$V_{TT}=-2.0\mathrm{V}$	-1810	-1705	-1620	mV
Output Throughold Voltage	Vonc	$V_{IN} = V_{IH}$ min or $V_{IN} = V_{II}$ max	$R_T = 50 \Omega$,	-1035	_	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH}$ min or $V_{IN} = V_{IL}$ max	$V_{TT}=-2.0\mathrm{V}$	_	_	-1610	mV
Input Voltage	V_{IH}			-1165	_	-880	mV
Input voitage	V_{IL}			-1810	_	-1475	mV

EAC CHARACTERISTICS ($V_{EE} = -2.5\text{V}$, $V_{CC} = 2.0\text{V}$, $T_a = 25^{\circ}\text{C}$)


Item	Symbol	Test Condition		min	typ	max	Unit
			Co→Fn	1.60	3.00	4.60	
			Co→Cn+4	1.50	2.45	3.60	
			An, Bn $\rightarrow \overline{P}$, \overline{G}	1.40	2.80	4.40	1
			Sn→P, G	2.00	3.50	5.10	1
Propagation Delay lime	t _{PLH} ,	See test circuit and waveforms	An, Bn $\rightarrow \overline{C_{n+4}}$	2.00	3.85	5.70	ns
	* PHL		$S_{n} \rightarrow \overline{C_{n+4}}$	2.80	4.80	6.75	1
			An, Bn→Fn	2.10	4.00	6.20	
			Sn→Fn	1.50	4.30	7.10	
			Ē→Fn	1.30	2.00	3.00	
Transition Time	t TLH,			0.50	1 00	0.50	
Transition Time	t THL			0.50	1.00	3.50	ns
			An, Bn→E	4.05	_	_	
Set-up Time	t su		Sn→Ē	5.15	_	-	ns
Hold Time			$\overline{\mathbf{C}_{\mathbf{n}}} \rightarrow \overline{\mathbf{E}}$	2.35	_	_	
			An, Bn→E	0.20	_	_	
	t _h	·	Sn→Ē	0.95	_	_	
			C n→ E	0.80	_	_	

HD100KF Series


HD100101F

Triple 5-input OR/NOR Gates

MPIN ARRANGEMENT



ELOGIC DIAGRAM



EDC CHARACTERISTICS $(V_{EE} = -4.5\text{V}, V_{cc} = \text{GND}, T_a = 0 \sim +85^{\circ}\text{C})$

Item	Symbol	Test Condition	l	min	typ	max	Unit
Supply Current	IEE	All input open		18	26	38	mA
Input Current	I_{IH}	$V_{IN} = V_{IH \text{ max}}$ $V_{IN} = V_{IL \text{ min}}$			_	350	μA
	I_{IL}				_	_	μA
Output Voltage	Voir	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_{IL \text{ min}}$	$R_L = 50\Omega$	-1025	-955	-880	mV
	Vol		$V_{TT} = -2.0 \mathrm{V}$	-1810	-1705	-1620	mV
Output Threshold Voltage	V_{ohc}	$V_{IN} = V_{IH \ min} \ \text{or} \ V_{IN} = V_{IL \ mex}$	$R_L = 50\Omega$	-1035	_	_	mV
	Volc	VIN-VIH min Or VIN-VIL max	$V_{TT} = -2.0 \mathrm{V}$	_	_	-1610	mV
Input Voltage	V_{IH}			-1165	_	-880	mV
Anpar Fortage	V_{IL}			-1810	_	-1475	mV


\blacksquare AC CHARACTERISTICS ($V_{EE} = -2.5 \text{V}, V_{CC} = 2.0 \text{V}, T_a = 25 ^{\circ}\text{C}$)

Item	Symbol	Test Condition	min	typ	max	Unit
Propagation Delay Time	t_{PLH}		0.45	0.75	0.95	
	tPHL	See Asset size in 1		0.75	0.95	ns
Transition Time	t _{TLH}	See test circuit and waveforms	0.45			
	t _{THL}			0.70	1.10	ns


HD100102F

Quintuple 2-input OR/NOR Gates

MPIN ARRANGEMENT



ELOGIC DIAGRAM



DDC CHARACTERISTICS $(V_{EE}=-4.5\mathrm{V},\ V_{CC}=\mathrm{GND},\ Ta=0\sim+85^{\circ}\mathrm{C})$

Item	Symbol	Test Cond	lition		min	typ	max	Unit
Supply Current	IEE	All input open			38	55	80	m A
Suppry Current	122		Pin 22		_	_	300	μA
Input Current	I_{IH}	$V_{IN} = V_{IH}$ max	All input	except pin 22	_	_	350	μA
Input Current	IIL	$V_{IN} = V_{IL}$ min	I		0.5	_	_	μΑ
	VoH			$R_L = 50\Omega$	-1025	 955	-880	mV
Output Voltage	Vol	$V_{IN} = V_{IH \text{ max or }} V_{IN} = V_{IL \text{ min}}$		$V_{TT}=-2.0V$	-1810	-1705	-1620	тV
	Vonc			$R_L = 50\Omega$	-1035	-		mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH \text{ min or }} V_{IN} = V_{IL \text{ max}}$	$V_{IN} = V_{IH \text{ min}} \text{ or } V_{IN} = V_{IL \text{ max}}$ $V_{TT} = -2.0 \text{V}$			_	-1610	mV
Input Voltage	VIH				-1165	_	-880	тV
	VIL				-1810	_	-1475	mV


$\blacksquare \text{AC CHARACTERISTICS } (V_{EE} = -2.5\text{V}, \ V_{CC} = 2.0\text{V}, \ Ta = 25^{\circ}\text{C})$

Item	Symbol		Test Condition		typ	max	Unit
1 tom	tplH		All input except pin 22	0.45	0.75	0.95	ns
Propagation Delay Time	t _{PHL}	See test circuit	Pin 22	0.90	1.50	1.95	ns
	t _{TLH}	and waveforms		0.50	0.70	1.10	ns
Transition Time	t _{THL}						


HD100107F

Quintuple Exclusive-OR/NOR Gates

PIN ARRANGEMENT



ELOGIC DIAGRAM



EDC CHARACTERISTICS $(V_{EE} = -4.5\text{V}, V_{cc} = \text{GND}, Ta = 0 \sim +85^{\circ}\text{C})$

Item	Symbol		Test Conditio	n	min	typ	max	Unit
Supply Current	I_{EE}	All input open	-		46	66	96	mA
	I_{IH}	$V_{IN} = V_{IH \text{ max}}$	Pin 3, 18, 20, 23, 24		_	_	250	μA
Input Current	1/1	111 1112	Pin 1, 2, 17, 19,	Pin 1, 2, 17, 19, 22		_	350	μA
	IIL	$V_{IN} = V_{IL}$ min			0.5	_	_	μA
Output Voltage	V _{OH}	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_{IL \text{ min}}$		$R_{\perp} = 50\Omega$	-1025	-955	-880	mV
	Vol	777 ma2 01	$V_{TT} = -2$		-1810	-1705	-1620	mV
Output Threshold Voltage	Vonc	$V_{IN} = V_{IH \ min} \ \text{or}$	$V_{i,n} = V_{i,n}$	$R_L = 50\Omega$	-1035	_	-	mV
, some	Volc	· VIN VIN min OI VIN — VIL max		$V_{TT} = -2.0 \mathrm{V}$	_	-	-1610	mV
Input Voltage	V_{IH}				-1165	-	-880	mV
	V _{IL}				-1810	-	-1475	mV


MAC CHARACTERISTICS ($V_{EE} = -2.5 \text{V}$, $V_{cc} = 2.0 \text{V}$, $T_a = 25 ^{\circ}\text{C}$)

Item	Symbol		Test Condition		typ	max	Unit
Propagation Delay Time	t_{PLH}	See test	Pin 3, 18, 20, 23, 24	0.55	1.10	1.55	ns
	t _{PHL}		Pin 1, 2, 17, 19, 22	0.55	0.90	1.20	ns
			Pin 8	1.15	1.85	2.55	ns
Transition Time	t _{TLH}	waveforms					
	t _{THL}			0.45	0.70	1.20	ns


HD100112F

Quadruple Drivers

PIN ARRANGEMENT



■LOGIC DIAGRAM



DDC CHARACTERISTICS $(V_{EE} = -4.5\text{V}, V_{CC} = \text{GND}, Ta = 0 \sim +85^{\circ}\text{C})$

Symbol		Test Condition		min	typ	max	Unit
	All input open			51	73	106	mA
12.2	The impact open	Pin 22		_	_	450	μA
I_{IH}	$V_{IN} = V_{IH \text{ max}}$	All input			_	5 50	μΑ
I.,	$V_{IN} = V_{II. min}$		0.5	_	_	μΑ	
	0.11		$R_L = 50\Omega$	-1025	-955	-880	, mV
	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_{IL \text{ min}}$ $V_{TT} = -2.0 \text{ V}$			-1810	-1705	-1620	mV
			$R_L = 50\Omega$	-1035	_	-	mV
	$V_{IN} = V_{IH \ min} \ \text{or} \ V_{IN}$	IN = VIL max	$V_{TT} = -2.0 \mathrm{V}$	_	_	-1610	mV
				-1165	_	-880	mV
				-1810		-1475	mV
	IIL VOH VOL VOHC VOLC VIH	$I_{EE} \qquad \text{All input open}$ $I_{IH} \qquad V_{IN} = V_{IH \text{ max}}$ $I_{IL} \qquad V_{IN} = V_{IL \text{ min}}$ $V_{OH} \qquad V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN}$ $V_{OHC} \qquad V_{IN} = V_{IH \text{ min}} \text{ or } V_{IN}$ $V_{IH} \qquad V_{IH} \qquad$	$I_{EE} \qquad \text{All input open}$ $I_{IH} \qquad V_{IN} = V_{IH} \text{ max} \qquad \frac{\text{Pin } 22}{\text{All input}}$ $I_{IL} \qquad V_{IN} = V_{IL} \text{ min}$ $V_{OH} \qquad V_{IN} = V_{IH} \text{ max or } V_{IN} = V_{IL} \text{ min}$ $V_{OHC} \qquad V_{IN} = V_{IH} \text{ min or } V_{IN} = V_{IL} \text{ max}$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I E All input open S1	I I I I I I I I I I	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

$\blacksquare \text{AC CHARACTERISTICS } (\textit{V}_{\textit{EE}} = -2.5\text{V}, \textit{V}_{\textit{CC}} = 2.0\text{V}, \textit{Ta} = 25^{\circ}\text{C})$

Item	Symbol	Tes	Test Condition			max	Unit
Propagation Delay Time t_{PLH}			Enable(Common input)	0.85	1.30	1.70	ns
		See test circuit Data		0.55	0.90	1.20	ns
	t _{TLH}	and waveform		0.45	0.90	1.40	ns
ransition Time	tTHL						<u> </u>

HD100114F


Quintuple Differential Line Receivers

The HD100114F is a Quint. Differential Amp. with emitter-follower outputs. An internal reference supply (V_{BB}) is available for single ended reception. Active current sources provide common mode rejection of 1.5V in either the positive or


negative direction.

A defined output state exists if both inputs are at the same potential between and including $-V_{EE}$ and V_{CC} . The defined state is logic high on outputs \overline{Yn} .

MPIN ARRANGEMENT



LOGIC DIAGRAM



TRUTH TABLE

	nput	Out	put	
An	Bn	Yn	Y _n	
Н	V_{BB}	Н	L	
L	V_{BB}	L	Н	
V_{BB}	Н	L	Н	
V_{BB}	L	Н	L	
A _n -	-B _n ≥0.15 V	Н	L	
A _n -	-B _n ≤0.0V	L	Н	
$0.0 < A_n$	$-B_n < 0.15 \text{ V}$	*	*	
Open	Open	L	Н	
V_{cc}	Vcc	L	Н	
V_{EE}	V_{EE}	L	Н	

H = High level

L -Low level

V_{BB}=Base bias voltage

^{*} = Undefined

DDC CHARACTERISTICS $(V_{EE} = -4.5\text{V}, V_{CC} = \text{GND}, T_a = 0 \sim +85^{\circ}\text{C})$

Item	Symbol	Test Condition	min	typ	max	Unit
Supply Current	IEE	$A_n = V_{BB}, B_n = V_{IL \ min}$	51	73	106	mA
Input Current	I _{IH}	$V_{IN} = V_{IH \text{ max}}, A_n = V_{BB}, B_n = V_{IL \text{ min}}$	_	20	50	μΑ
Leakage Current	Ісво	$V_{IN} = V_{EE}$, $A_n = V_{BB}$, $B_n = V_{IL}$ min	_	_	1.0	μA
Common Mode Voltage	Vcm	Permissible V _{CM} with respect to V _{BB}	-2.30	_	-0.55	V
Reference Voltage	V _{BB}	Tie pins 1, 3, 17, 19, 23 to pin 22	-1380	-1320	-1260	mV
Input Voltage Differential	VDIFF		_	150	_	mV


$\blacksquare \text{AC CHARACTERISTICS } (V_{EE} = -2.5\text{V}, \ V_{CC} = 2.0\text{V}, \ Ta = 25^{\circ}\text{C})$

Item	Symbol	Test Condition	min	typ	max	Unit
Propagation Delay Time	t _{PLH}		0.65	1.20	1.80	ns
	tphl	See test circuit and waveform				
Transition Time	t THL	See test broat and war-	0.45	0.90	1.30	ns
	t_{TLH}				L	


HD100117F

Triple 2-wide OR-AND/OR-AND-INVERT Gates

MPIN ARRANGEMENT



BLOGIC DIAGRAM



EDC CHARACTERISTICS $(V_{EE} = -4.5\text{V}, V_{cc} = \text{GND}, T_a = 0 \sim +85^{\circ}\text{C})$

Item	Symbol		Test Condition	-	min	typ	max	Unit
Supply Current	IEE	All input oper	1		37	54	79	mA
	I _{IH}	$V_{IN} = V_{IH \text{ max}}$	Pin 19, 20, 22		_	_	350	μA
Input Current	1111	VIN = VIH max	All input except pin 19, 20, 22		_	_	220	μA
	IIL	$V_{IN} = V_{IL \ min}$			0.5	_	_	μA
Output Voltage	V_{OH}	V -V		$R_L = 50\Omega$	-1025	-955	-880	mV
	V _{OL}	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_{IL \text{ min}}$ $V_{TT} = -2.0 \text{ V}$			-1810	-1705	-1620	mV
Output Threshold Voltage	V_{OHC}	V -V	$r V_{IN} = V_{II, max}$	$R_L = 50\Omega$	-1035	_	_	mV
output Timeshold Voltage	Volc	VIN-VIH min O	r VIN = VIL max	$V_{TT} = -2.0 \mathrm{V}$	_	_	-1610	mV
Input Voltage	V_{IH}	•		-1165	_	-880	mV	
Input Voltage	V_{IL}				-1810	_	-1475	mV


\blacksquare AC CHARACTERISTICS ($V_{EE}=-2.5\text{V},\ V_{CC}=2.0\text{V},\ Ta=25^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
Propagation Delay Time	t _{PLH} See test	All input except pin 19, 20, 22	0.95	1.55	2.10	ns	
	t _{PHL}	circuit and	Pin 19, 20, 22	0.45	0.75	0.95	ns
Transition Time	t _{TLH}	waveform		0.45	0.75	1.10	ns


HD100118F

5-wide OR-AND/OR-AND-INVERT Gates

PIN ARRANGEMENT



LOGIC DIAGRAM



DC CHARACTERISTICS $(V_{EE} = -4.5\text{V}, V_{CC} = \text{GND}, Ta = 0 \sim +85^{\circ}\text{C})$

Symbol		Test Condi	tion		min	typ	max	Unit
	All input open				27	39	57	mA
		A	input		_		350	μΑ
I_{IH}	I_{IH} $V_{IN} = V_{IH}$ max	В	B∼E input		_	_	240	μΑ
In	$V_{IN} = V_{IL}$ min			0.5	_	_	μA	
	$R_T = 50\Omega$		-1025	-955	-880	mV		
	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_{IL \text{ min}}$ $V_{TT} = -2.0 \text{ V}$			-1810	-1705	-1620	mV	
				$R_T = 50\Omega$	-1035		_	mV
	$V_{IN} = V_{IH \ min} \ \text{or} \ V_{I}$	$_{N}=V_{IL}$ max		$V_{TT} = -2.0 \text{ V}$	_	_	-1610	mV
			1		-1165	_	-880	mV
					-1810	_	-1475	mV
	Symbol IEE IIH VOH VOL VOLC VIH VIL	$I_{EE} \qquad \text{All input open}$ $I_{IH} \qquad V_{IN} = V_{IH} \text{ a.s.}$ $I_{IL} \qquad V_{IN} = V_{IL} \text{ a.s.}$ $V_{OH} \qquad V_{IN} = V_{IH} \text{ a.s. or } V_{I}$ $V_{OLC} \qquad V_{IN} = V_{IH} \text{ a.s. or } V_{I}$	$I_{EE} \qquad \text{All input open}$ $I_{IH} \qquad V_{IN} = V_{IH} \text{ as:} \qquad \qquad A$ $I_{IL} \qquad V_{IN} = V_{IL} \text{ ain}$ $V_{OH} \qquad \qquad V_{IN} = V_{IH} \text{ as:} \text{ or } V_{IN} = V_{IL} \text{ ain}$ $V_{OHC} \qquad \qquad V_{IN} = V_{IH} \text{ ain or } V_{IN} = V_{IL} \text{ as:}$ $V_{OLC} \qquad \qquad V_{IN} = V_{IH} \text{ ain or } V_{IN} = V_{IL} \text{ as:}$	$I_{EE} \qquad \text{All input open}$ $I_{IH} \qquad V_{IN} = V_{IH} \text{ max} \qquad \qquad \begin{array}{c} \text{A input} \\ \text{B} \sim \text{E inj} \end{array}$ $I_{IL} \qquad V_{IN} = V_{IL} \text{ min}$ $V_{OH} \qquad \qquad V_{IN} = V_{IH} \text{ max} \text{ or } V_{IN} = V_{IL} \text{ min}$ $V_{OHC} \qquad \qquad V_{IN} = V_{IH} \text{ min} \text{ or } V_{IN} = V_{IL} \text{ max}$ $V_{IH} \qquad \qquad V_{IH} = V_{IH} \text{ min} \text{ or } V_{IN} = V_{IL} \text{ max}$	$I_{EE} \qquad \text{All input open} \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad \qquad$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	I_{EE} All input open 27 39 I_{IH} V_{IN} = V_{IH} = 0.2 A input	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

\blacksquare AC CHARACTERISTICS ($V_{EE}=-2.5\mathrm{V},\ V_{CC}=2.0\mathrm{V},\ Ta=25^{\circ}\mathrm{C}$)

Item	Symbol	Test Condition	min	typ	max	Unit
Propagation Delay Time	t _{PLH}		0.85	1.40	1.90	ns
	t _{PHL}	See test circuit				
	t _{TLH}	and waveform	0.35	0.75	1.20	ns
Transition Time	t _{THL}					


HD100122F

9-bit Buffers


The HD100122F contains nine independent, high speed, buffer gates each with a single input and a single output. The gates are non-inverting. These

buffers are useful in bus oriented systems where minimal output loading or bus isolation is desired.

MPIN ARRANGEMENT



BLOGIC DIAGRAM



Note) NC: No connection

EDC CHARACTERISTICS $(V_{EE} = -4.5\text{V}, V_{cc} = \text{GND}, Ta = 0 \sim +85^{\circ}\text{C})$

Item	Symbol	Test Condition	'n	min	typ	max	Unit
Supply Current	I_{EE}	All input open		47	70	95.5	mA
Input Current	I_{IH}	$V_{IN} = V_{IH \text{ max}}$	$V_{IN} = V_{IH}$ max		_	350	μA
input ourrent	I_{II}	$V_{IN} = V_{IL\ min}$		0.5		_	μA
Output Voltage	V_{OH}	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_{IL \text{ min}}$	$R_T = 50\Omega$	-1025	-955	-880	mV
	Vol		$V_{TT} = -2.0 \text{ V}$	-1810	-1705	-1620	mV
Output Threshold Voltage	Vonc	V -V V V	$R_T = 50\Omega$	-1035	_	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH \ min}$ or $V_{IN} = V_{IL \ max}$	$V_{TT} = -2.0 \mathrm{V}$	_	_	-1610	mV
Input Voltage	V_{IH}			-1165	_	-880	mV
nput Voltage	V_{IL}			-1810	_	-1475	mV

EAC CHARACTERISTICS $(V_{EE} = -2.5\text{V}, V_{CC} = 2.0\text{V}, T_a = 25^{\circ}\text{C})$

Item	Symbol	Test Condition	min	typ	max	Unit
Propagation Delay Time Transition Time	t _{PLH}	4.	0.45	0.00		
	t _{PHL}	See test circuit and waveform		0.90	1.25	ns
	t _{TLH}			0.90	1.30	
	t THL					ns

HD100123F

Hex Bus Drivers

The HD100123F contains six bus drivers capable of driving terminated lines with terminations as low as 25Ω . To reduce crosstalk, each output has its respective ground connection and transition times were designed to be longer than on other HD100K devices.


The driver itself performs the positive logic AND of a data input (A, B inputs) and the OR of two

select inputs (C, D inputs).


The output voltage low level is designed to be more negative than normal ECL outputs.

This allows an emitter-follower output transistor to turn off when the termination supply is -2.0V $\pm 10\%$, and thus present a high impedance to the data bus.

MPIN ARRANGEMENT



ELOGIC DIAGRAM



DC CHARACTERISTICS $(V_{EE} = -4.5\text{V}, V_{CC} = \text{GND}, Ta = 0 \sim +85^{\circ}\text{C})$

Item	Symbol	•	Test Condition		min	typ	max	Unit
Supply Current	IEE	All input open			113	162	235	mA
- Andrews - Andr			A, B, C in	nput	_		230	μA
Input Current	I_{IH}	$V_{IN} = V_{IH \text{ max}}$	D input		_	_	330	μA
	IIL	$V_{IN} = V_{IL \ min}$			0.5	_	_	μA
	V _{OH}	$V_{IN} = V_{IH \text{ max}} \text{ or }$	$R_T = 25\Omega$	$V_{TT} = -2.0 \mathrm{V}$	-1025	-955	-880	mV
Output Voltage	Vol	$V_{IN} = V_{IL \ min}$		$V_{TT} = -2.3 \text{ V}$			-2200	mV
***************************************	Vonc	$V_{IN} = V_{IH \text{ min}}$ or		$V_{TT} = -2.0 \mathrm{V}$	-1035	_	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IL \text{ max}}$	$R_T = 25\Omega$	$V_{TT} = -2.3 \text{ V}$	_		-2200	mV
4.0	V_{IH}				-1165	_	-880	mV
nput Voltage	V_{IL}		1.00		-1810	_	-1475	mV

EAC CHARACTERISTICS $(V_{EE} = -2.5\text{V}, V_{CC} = 2.0\text{V}, Ta = 25^{\circ}\text{C})$

Item	Symbol	Test Cond	min	typ	max	Unit	
	t_{PLH}		A, B input	1.95	3.00	4.00	
	t _{PHL}	1	A, B input	1.00	1.45	1.90	ns
Propagation Delay Time	t_{PLH}		C input	2.15	3.40	4.30	
	t_{PHL}	See test circuit	Cinput	1.20	1.80	2.38	
	t_{PLH}	and waveform	D input	2.30	3.50	4.70	
	t_{PHL}			1.20	1.80	2.35	
Transition Time	t _{TLH}			0.80	1.30	1.90	
	t_{THL}			0.45	0.80	1.20	ns




Hex TTL-to-ECL Translators

The HD100124F is a Hex Translator, designed to convert TTL logic levels to 100K ECL logic levels. The inputs are compatible with standard or with Schottky TTL. A Common Enable input (E_C), when low, holds all inverting outputs high and holds all True outputs low.


The differential outputs allow each circuit to be

used as an inverting/non-inverting translator or as a differential line driver. The output levels are voltage compensate. When the circuit is used in the differential mode, the HD100124F, due to its high common mode rejection, overcomes voltage gradients between the TTL and ECL ground systems.

MPIN ARRANGEMENT



ELOGIC DIAGRAM



EXECUTE: CHARACTERISTICS ($V_{EE} = -4.5\text{V}$, $V_{cc} = \text{GND}$, $V_{TTL} = 5\text{V}$, $Ta = 0 \sim +85^{\circ}\text{C}$)


Iter	n	Symbol	Test Condition	min	typ	max	Unit
Input Voltage		V_{IH}	Guaranteed Input Voltage High for All Inputs	2.0	_	5.0	v
Input Voltage		V_{IL}	Guaranteed Input Voltage Low for All Inputs	0		0.8	v
Clamp Input Vol	Clamp Input Voltage V_{CD} $I_{IN} = -10 \text{mA}$		$I_{IN} = -10 \text{mA}$	-1.5			v
Input Breakdown Voltage V_{BO} $I_{IN}=1.0$ mA, Other Inputs $V_{IN}=$ GND		5.5	_	_	v		
A inputs	I_{IH}	$V_{IN} = 2.4 \text{V}, \text{E}_{\text{C}} \ V_{IN} = 0.4 \text{V}$	_	_	50	μA	
Input Current	A inputs	I_{IL}	$V_{IN} = 0.4 \text{V}, \text{ Ec } V_{IN} = 4.0 \text{V}$	-3.2		_	mA
input Current	Ec input	I_{IHX}	Ec V_{IN} =2.4V, All Other Inputs V_{IN} =0.4V	_	_	300	μA
	Ec input	IILX	E _C V_{IN} =0.4V, All Other Inputs V_{IN} =4.0V	-16.0		-	mA
		I_{EE}	Inputs and Outputs Open	52	85	106	mA
Power Supply Current I _{CCH} I _{CCL}		Іссн	All Inputs $V_{IN}=4.0$ V		41	56	mA
		IccL	All Inputs V _{IN} =GND	1 -1	41	61	mA


MAC CHARACTERISTICS ($V_{EE} = -4.5\text{V}$, $V_{cc} = \text{GND}$, $V_{TTL} = 5.0\text{V}$, $Ta = 25^{\circ}\text{C}$)

Item	Symbol	Test Condition	min	typ	max	Unit
Propagation Delay Time	t_{PLH} ,		0.50			
	t_{PHL}	See Test Circuit and Waveform		1.60	2.70	ns
Transition Time	t _{TLH} ,					
	t _{THL}			1.20	2.20	ns,



SWITCHING TIME TEST CIRCUIT AND WAVEFORM






1 . $L_1,~L_2$ and L_3 are equal lengths of 50Ω impedance lines. 2 . R_7 equals 50Ω termination of scope. Notes)

Hex ECL-to-TTL Translators


The HD100125F is a Hex Translator for converting HD100K logic levels to TTL logic levels. Differential inputs allow each circuit to be used as an inverting, non-inverting or as a differential receiver. An internal reference voltage generator provides V_{BB} on pin 17 for single-ended operation or for use in Schmitt trigger applications. The

outputs, which will go low when the inputs are left unconnected, have a fan-out of 10 Schottky TTL loads. When used in the differential mode, the inputs have a common mode rejection of -1V, making this device tolerant of ground offsets and transients between the signal source and the translator.

PIN ARRANGEMENT



■LOGIC DIAGRAM



■ TRUTH TABLE

Ing	outs	Output
In	Īn	On
L	Н	L
Н	L	Н
L	L	*
Н	Н	*
Open	Open	L
$V_{\it EE}$	V_{EE}	L
L	V_{BB}	L
Н	V_{BB}	Н
V_{BB}	L	Н
$V_{\scriptscriptstyle BB}$	Н	L

Undetermind.

DC CHARACTERISTICS ($V_{EE}=-4.5\mathrm{V},\ V_{CC}=\mathrm{GND}=0\mathrm{V},\ V_{TTL}=5.0\mathrm{V},\ Ta=0\sim+85^{\circ}\mathrm{C}$)

Item	Symbol	Test Con-	dition	min	typ	max	Unit
	V _{OH}	$V_{IN} = V_{IHA}$ or V_{ILB}	$I_{OH} = -2.0 \mathrm{mA}$	2.5			V
Output Voltage	Vol	VIN-VIHA OF VILB	$I_{OL} = 20 \mathrm{mA}$	_	_	0.5	v
	Vonc	$V_{IN} = V_{IHB}$ or V_{IIA}	$I_{OH} = -2.0 \mathrm{mA}$	2.5	_		v
	Volc	VIN-VIHB OF VILA	$I_{OL} = 20 \mathrm{mA}$	_	_	0.5	v
Common Mode Voltage	V _{CM}	V_{CM} ref. to V_{BB} (Notes 1)	_	 	1.0	v	
Input Voltage Differential	V_{DIFF}	Required for full output vol	150		1.0		
Reference Voltage	V_{BB}	$V_{IN} = V_{ILB}$	08	-1380	-1320	-1260	m V m V
Input Current	I_{IL}	$V_{IN} = V_{EE}$ (Notes 2)	$V_{IN} = V_{EE}$ (Notes 2)			1200	
	I_{IH}	$V_{IN} = V_{IHA}$ (Notes 2)		-0.5		250	μΑ
Short Circuit Current	Ios	V _{IN} =GND (Notes 3)				350	μA
Power Supply Current	IEE	· · · · · · · · · · · · · · · · · · ·		-100		-40	m A
TTL Drive Current		Inputs and Outputs Open	36	65	85	m A	
Notes) 1. $V_{CM} = V_{RR} + 1V_{CM} = V_{CM} + 1V_{CM} + $	I_{TTL}	V _{IN} = V _{ILB} (Notes 4)	$V_{IN} = V_{ILB}$ (Notes 4)			115	m A


- 2. Complementary Input = V_{BB}
- 3. One Output at a Time
- 4 . True Inputs = V_{BB} , Complementary Inputs = V_{ILB}

EAC CHARACTERISTICS ($V_{EE} = -4.5\text{V}$, $V_{CC} = 0\text{V}$, $V_{TTL} = 5.0\text{V}$, $Ta = 25^{\circ}\text{C}$)

Item	Symbol	Test Condition	min	typ	max	Unit
Propagation Delay Time	t _{PLH} ,		1.10	2.20	3.50	ns
	t PHL	See Test Circuit and Waveform				
Transition Time	t tlh,			0.60	1.50	ns
	t thl			1 3.00		

Note) The circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5 m/s (500 linear fpm) is maintained.

■ SWITCHING TIME TEST CIRCUIT AND WAVEFORM



- Notes) $\, -1$. $50\,\Omega\,$ termination to ground located in each scope channel input.
 - 2. All input and output cables to the scope are equal lengths of 50Ω coaxial cable. Wire length should be $\frac{1}{2}$ inch from TPin to input pin and TPout to output pin.
 - 3. $C_L=25 pF$ including.
 - 4. One input from each gate must be tied to V_{BB}

HD100130F

Triple D-type Latches


The HD100130F contains three D-type latches with true and complement outputs and with Common Enable (Ec), Master Set (MS) and Master Reset (MR) inputs. Each latch has its own Enable (En), Direct Set (SDn) and Direct Clear (CDn) inputs.

The Q output follows its Data (D) input when


both En and Ec are low. When either En or Ec or both are high, a latch stores the last valid data present on its Dn input before En or Ec went high. Both Master Reset (MR) and Master Set (MS) inputs override the Enable inputs.

The individual CDn and SDn also override the Enable inputs,

MPIN ARRANGEMENT



BLOGIC DIAGRAM



INTRUTH TABLE

Б.	E _n	=	MS	MR	
\mathbf{D}_{n}	E _n	Ec	SD _n	CD _n	Q _n
L	L	L	L	L	L
Н	L	L	L	L.	Н
×	Н	×	L	L	*
×	×	Н	L	L	*
×	×	×	Н	L	Н
×	×	×	L	Н	L
×	×	×	Н	Н	U

H-High level

L = Low level

 $[\]times$ -Immaterial

f - Ratains data present before \overline{E} positive transition

U = Undefined

DC CHARACTERISTICS $(V_{EE} = -4.5\text{V}, V_{CC} = \text{GND}, Ta = 0 \sim +85^{\circ}\text{C})$

Item	Symbol	Test	Test Condition		min	typ	max	Unit
Supply Current	IEE	All input open			61	88	128	mA
			D _n input		_	_	350	
			CD _n , SD _r	input	_	_	530	4
Input Current	I _{IH}	$V_{IN} = V_{IH}$ max	En input		_	_	240	μΑ
•		·	Ec, MR,	MS input	_	_	450	
	IIL	$V_{IN} = V_{IL\ min}$			0.5	_	_	μΑ
	V _{OH}			$R_T = 50\Omega$	-1025	-955	-880	mV
Output Voltage	Vol	$V_{IN} = V_{IH} = 0 \text{or} V_{IN} = V_{II}$		$V_{TT} = -2.0 \text{ V}$	-1810	-1705	-1620	mV
	Vonc			$R_T = 50\Omega$	-1035	-	-	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH \text{ min}} \text{ or } V_{IN} = V_{IL \text{ max}}$ $V_{TT} = -2.0 \text{ V}$		$V_{TT} = -2.0 \text{ V}$	_	_	-161Ó	mV
Input Voltage	V _{IH}				-1165	_	-880	mV
	V_{IL}		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		-1810	_	-1475	mV

EAC CHARACTERISTICS $(V_{EE}=-2.5\text{V}, V_{CC}=2.0\text{V}, Ta=25^{\circ}\text{C})$

Item	Symbol		Test Condition	min	typ	max	Unit
			D _n input	0.50	0.85	1.10	
	t_{PLH} ,		CD _n , SD _n , \overline{E}_n input	0.65	1.10	1.45	ns
Propagation Delay Time	t_{PHL}	Fig. 1	\overline{E}_c input	0.70	1.20	1.55	lis .
	!		MS, MR input	1.10	1.85	2 -20	
Transition Time	ttlh, tthl			0.40	0.90	1.30	ns
			D _n input	0.60	_	_	
Set-up Time	tsu		CDn, SDn input (Release Time)	1.20	_	_	ns
•		Fig. 2	MR, MS input (Release Time)	2.00	_	_	
Hold Time	t _h		D _n input	0.00		_	ns
Pulse Width			En, Ec(Low)	1.00	_		ns
	t _{PW}		CD _n , SD _n , MR, MS(High)	1.15		_	115




Fig:1 Propagation Delay Time

HD100131F


Triple D-type Flip-Flops

The HD100131F contains three D-type Master-Slave Flip-Flops with true and complement outputs, a Common Clock (CPc), and Master Set (MS) and Master Reset (MR) inputs. Each flip-flop has individual clocks (CPn), Direct Set (SDn) and


Direct Clear (CDn) inputs. Data enters a master when both CPn and CPc are low and transfers to a slave when CPn or CPc (or both) go high.

The Master Set, Master Reset and individual CDn and SDn inputs override the Clock inputs.

MPIN ARRANGEMENT



■LOGIC DIAGRAM



MITRUTH TABLE

D _n	CP,	CPc	MS	MR	0
<i>D</i> _n	OI n	Crc	SD _n	CD _n	Q _{n+1}
L	t	L	L	L	L
Н	†	L	L	L	н
L	L	†	L	L	L
Н	L	t	L	L	Н
×	Н	×	L	L	Q,
×	×	Н	L	L	Q _n
×	×	×	Н	L	Н
×	×	×	L	Н	L
×	×	×	Н	Н	U

H = High level

L=Low level

 $[\]times$ - Immaterial

U = Undefined


↑ = Clock transition from low level to high level

DC CHARACTERISTICS $(V_{EE} = -4.5\text{V}, V_{CC} = \text{GND}, Ta = 0 \sim +85^{\circ}\text{C})$

Item	Symbol	Te	est Condition		min	typ	max	Unit
Supply Current	IEE	All input open			74	106	149	mA
Supply Current		CP _n , D _n input		_	_	240		
	I _{IH}	$V_{IN} = V_{IH \text{ max}}$	MS, MR, CPc input			_	450	μA
Input Current	****		CD _n , SD _n	nput	_	_	530	
	IIL	$V_{IN} = V_{IL \ min}$			0.5	_	_	μA
	Von		5.1	$R_T = 50\Omega$	-1025	-955	-880	mV
Output Voltage	Vol	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} =$	= V _{IL min}	$V_{TT} = -2.0 \text{ V}$	-1810	-1705	-1620	mV
	Vonc			$R_T = 50\Omega$	-1035	_	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH \text{ min}} \text{ or } V_{IN} =$	= V _{IL max}	$V_{TT} = -2.0 \text{ V}$	_	_	-1610	mV
	VIH				-1165	_	-880	mV
Input Voltage	VIL				-1810		-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE}=-2.5\text{V},\ V_{CC}=2.0\text{V},\ Ta=25^{\circ}\text{C}$)

Item	Symbol		Test Condition	min	typ	max	Unit
			CPc input	0.75	1.25	1.65	
		Fig. 1	CDn, SDn input (CP=H)	1.00	1.55	2.00	
	t _{PLH}		CDn, SDn input (CP=L)	0.60	1.15	1.50	
Propagation Delay Time	t_{PHL}		CPn input	0.70	1.15	1.50	ns
			MS, MR input (CP=H)	1.05	1.90	2.75	
			MS, MP input (CP=L)	0.95	1.70	2.45	
Transition Time	t _{TLH}			0.35	0.90	1:30	ns
	t _{THL}			0.33	0.90	1.30	113
		-	Dn input	0.60]
Set-up Time	t _{su}	E: 0	CDn, SDn input(Release Time)	1.20			ns
		Fig. 2	MS, MR input (Release Time)	2.00	_	_	
Hold Time	t _h		Dn input	-0.20	-	_	ns
Toggle Frequency	f_{tog}	Fig. 3		300	_	_	MHz
Pulse Width			CPn, CPc(Low)	0.75		_	ns
	t _{PW}		CDn, SDn, MR, MS (High)	1.15			l ns



HD100136F


4-stage Counter/Shift Register

The HD100136F operates a either a modulo-16 up/down counter or as a 4-bit bidirectional shift register. Three Select (Sn) inputs determine the mode of operation, as shown in the mode select table. Two Count Enable (CEP, CET) inputs are provided for ease of cascading in multi-stage counters. One Count Enable (CET) input also doubles as a Serial Data (Do) input for shift-up operation.

For shift-down operation D_3 is the Serial Data input. In counting operations the Terminal Count (\overline{TC}) output goes low when the counter reaches 15 in the count/up mode or 0 in the count/down mode. In the shift modes, the \overline{TC} output repeats

the Q_3 output. The dual nature of this \overline{TC}/Q_3 output and the Do/ \overline{CET} input means that one interconnection from one stage to the next higher stage serves as the link for multi-stage counting or shift-up operation. The individual Preset (Pn) inputs are used to enter data in parallel or to preset the counter in programmable counter applications. A high signal on the Master Reset (MR) input overrides all other inputs and asynchronously clears the flip-flops. In addition, asynchronous clear is provided, as well as a complement function which synchronously inverts the contents of the flip-flops.

MPIN ARRANGEMENT



MFUNCTION SELECT TABLE

Sı	S ₂	Function
		1
L	L	Load
Н	L	Shift down
Н	L	Shift up
L	Н	Count down
Н	Н	Count up
Н	Н	Hold
L	L	Complement
L	Н	Clear
	H H L H H	H L H L L H H H H L

H=High level L=Low level

MTRUTH TABLE


					I	N								OUT			Mode
Si	Sı	S2	CP	MR	CEP	D₀/CET	D ₃	P ₃	P_2	\mathbf{P}_1	P_0	Q ₃	Q_2	\mathbf{Q}_1	Q_0	TC	Mode
L	L	L	1	L	×	×	×	Н	L	Н	Н	Н	L	Н	Н	L	Load*
H	Н	Н	†	L	×	×	×	×	×	×	×	Н	L	Н	Н	Н	Hold
L	Н	H	<u> </u>	L	L	L	×	×	×	×	X	Н	Н	L	L	Н	
L L	Н	Н	†	L	L	L	×	×	×	×	×	Н	Н	L	Н	Н	
L	H	Н	†	L	L	L	×	×	×	×	×	Н	Н	Н	L	Н	Count up
L	Н	Н	Ť	L	L	L	×	×	×	×	×	Н	Н	Н	Н	L	(max)
L	Н	H	1	L	L	L	×	×	×	×	×	L	L	L	L	Н	
L	Н	Н	Ť	L	L	L	×	×	×	×	×	L	L	L	Н	Н	
L	Н	Н	×	L	L	Н	×	×	×	×	×	L	L	L	Н	Н	(CET inhibit)
L	H	Н	×	L	Н	L	×	×	×	×	×	L	L	L	Н	Н	(CEP inhibit)
×	×	×	×	Н	×	×	×	×	×	×	×	L	Ĺ	L	L	×	Clear (MR)
$\frac{\hat{L}}{L}$	L	L	1	L	×	×	×	L	Н	L	L	L	Н	L	L	L	Load*
L	L		Ť	L	L	L	×	×	×	×	×	L	L	Н	Н	Н	
_ <u>L</u>	L	Н	†	L	L	L	×	×	×	×	×	L	L	Н	L	Н	
L	L	Н	t	L	L	L	×	×	×	×	×	L	L	L	Н	Н	Count down
L	L	Н	1	L	L	L	×	×	×	×	×	L	L	L	L	L	(max)
_ <u>_</u>	L	Н	1	L	L	L	×	×	×	×	×	Н	Н	Н	Н	H	·
	L	Н	1	L	L	L	×	×	×	×	×	Н	Н	Н	L	Н	
Н	L	L	1	L	×	×	×	×	×	×	×	L	L	L	Н	L	Complement
	×	×	×	Н	×	×	×	×	×	×	×	L	L	L	L	×	Clear (MR)
	L	Н	1	L	×	×	×	×	×	×	×	L	L	L	L	H	Clear
H	Н	L	1	L	×	Н	×	×	×	×	×	L	L	L	Н	L	·
H	Н	L	1	L	×	L	×	×	×	×	×	L	L	H	L	L	Shift up
H	Н	L	†	L	×	Н	×	×	×	×	×	L	Н	L	Н	L	J
H	Н	L	1	L	×	L	×	×	×	×	×	Н	L	Н	L	Н	
×	×	×	×	Н	×	×	×	×	×	×	×	L	L	L	L	×	Clear (MR)
L	Н	L	1	L	×	×	Н	×	×	×	×	Н	L	L	L	H	1
L	Н	L	t	L	×	×	L	×	×	×	×	L	Н	L	L	L	Shift down
L	Н	L	t	L	×	×	Н	×	×	×	×	Н	L	Н	L	Н	
L	Н	L	1	L	×	×	L	×	×	×	×	L	Н	L	Н	L	(145)
×	1 ×	×	×	Н	×	×	×	×	×	×	×	L	L	L	L	×	Clear (MR)

 $[\]times$ - Immaterial

^{*=}each LOAD data

†=CP positive transition

LOGIC DIAGRAM



EDC CHARACTERISTICS $(V_{EE} = -4.5 \text{V}, V_{CC} = \text{GND}, Ta = 0 \sim +85^{\circ}\text{C})$

Item	Symbol	Te	Test Condition			typ	max	Unit
Supply Current	IEE	All input open			136	195	283	mA
			Pn, Sn input			_	180	
			CEP input		_	_	200	
	IIH	$V_{IN} = V_{IH \text{ max}}$	MR input		-	_	240	
Input Current	III	VIN - VIH max	D ₃ input	_	_	280	μA	
			CP input	_	-	390		
			D₀/CET in	put	_	_	530	
	IIL	$V_{IN} = V_{IL \ min}$			0.5	_	-	μA
Output Voltage	V _{OH}	$V_{IN} = V_{IH} \max_{max} \text{ or } V_{IN} =$	V	$R_T = 50\Omega$	-1025	-955	-880	mV
	Vol	VIN VIH MAX OI VIN	VIL min	$V_{TT} = -2.0 \mathrm{V}$	-1810	-1705	-1620	mV
Output Threshold Voltage	Vonc	$V_{IN} = V_{IH \ min} \ \text{or} \ V_{IN} = 0$	V.,	$R_T = 50\Omega$	-1035	_	_	mV
·	Volc	THE THE MIN OI VIN	TIL Max	$V_{TT} = -2.0 \mathrm{V}$	_	_	-1610	mV
Input Voltage	VIH				-1165		-880	mV
V _{IL}	VIL				-1810	_	-1475	mV

EAC CHARACTERISTICS $(V_{EE} = -2.5\text{V}, V_{CC} = 2.0\text{V}, T_a = 25^{\circ}\text{C})$

Item	Symbol		Test Condition	min	typ	max	Unit
			CP to Q	0.95	1.64	2.15	
			CP to TC	1.70	3.10	4.35	
D. D. L. T.	t_{PLH}	E:- 1	MR to Q	1.35	2.00	2.65	
Propagation Delay Time	t _{PHL}	Fig. 1	MR to TC	1.80	3.50	5.35	ns
			Do/CET to TC	1.40	2.60	3.65	
			Sn to TC	1.20	2.25	3.25	
Transition Time	t _{TLH}			0.40	0.90	1.70	ns
Transition Time	t _{THL}			0.40	0.90	1.70	ns
	t_{su}		Dn input	1.10	_	-	
			Pn input	1.55	-	_	
Set-up Time		Fig. 2	Do/CET, CEP input	1.50	i —	_	ns
			Sn input	3.35	annes.	_	
			MR (Release Time)	2.50	_	_	
			Dn input	-0.35	_		
Hold Time			Pn input	-0.45	_	_	
Hold Time	t _h		Do/CET, CEP input	-0.05			ns
	1		Sn input	-0.85	_	_	
Toggle Frequency	f_{tog}	See test circuit	and waveform	300	_	_	MHz
Pulse Width			CP (High)	1.50	_		
ruise wiatn	t _{PW}		MR (High)	2.00	_		ns




Fig.1 Propagation Delay Time




Fig.2 Set-up and Hold Time



HD100141F


8-bit Shift Registers

The HD100141F contains eight clocked D-type flip-flops with individual inputs (Pn) and outputs (Qn) for parallel operation, and with serial inputs (Dn) and steering logic for bidirectional shifting. The flip flops accept input data a set-up time before the positive-going transition of the clock pulse and their outputs respond a propagation


delay after this rising clock edge.

The circuit operating mode is determined by the Select inputs S_0 and S_1 , which are internally decoded to select either "parallel entry", "hold", "shift left" or "shift right" as described in the Function Sheet Table.

PIN ARRANGEMENT



■LOGIC SYMBOL



EFUNCTION SHEET TABLE

Function		Input					Output							
runction	D ₇	D ₀	Sı	So	CP	Q ₇	Q ₆	Q ₅	Q,	Q ₃	Q ₂	Q ₁	Q ₀	
Load Register	х	Х	L	L	t	P,	P ₆	Ps	P.	P ₃	P2	Pı	Po	
Shift Left	Х	L	L	Н	1	Q ₆	Q ₅	Q,	Q ₃	Q2	\mathbf{Q}_1	Q ₀	L	
Shift Left	X	Н	L	Н	1	Q,	Q ₅	Q.	Q ₃	Q ₂	Q ₁	Q.	Н	
Shift Right	L	Х	Н	L	†	L	Q ₇	Q ₆	Q ₅	Q,	Q ₃	Q ₂	Qı	
Shift Right	Н	Х	H	L	Ť	Н	Q ₇	Q ₆	Q ₅	Q,	Q ₃	Qz	\mathbf{Q}_1	
Hold	X	Х	Н	Н	X	No Change								
Hold	X	x	X	X	н	No Change No Change								
Hold	X	Х	Х	X	L									

H-High Level

L-Low Level

X - Don't Care

† -Low to High transition

EDC CHARACTERISTICS $(V_{EE} = -4.5\text{V}, V_{CC} = \text{GND}, Ta = 0 \sim +85^{\circ}\text{C})$

Item	Symbol		Test Condition	ı	min	typ	max	Unit
Supply Current	IEE	All input open	All input open				238	mΑ
Supply Ourrent			CP inp	CP input			640	
Input Current	ItH	$V_{IN} = V_{IH \text{ max}}$	Other	Other input		_	220	μA
input Guilent	IIL	$V_{IN} = V_{IL \ min}$	0.5	_	_	μA		
	Von			$R_T = 50\Omega$,	-1025	955	-880	mV
Output Voltage	Vol	$V_{IN} = V_{IH \text{ max or } V_I}$	$N = V_{IL \ min}$	$V_{TT} = -2.0 \text{V}$	-1810	-1705	-1620	mV
	Vonc			$R_T = 50\Omega$,	-1035	_	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH \text{ min}} \text{ or } V_{I}$	N = VIL max	$V_{TT} = -2.0V$	_	_	-1610	mV
Input Voltage	VIH				-1165	_	-880	mV
	VIL				-1810	_	-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE}=-2.5\text{V},\ V_{CC}=2.0\text{V},\ Ta=25^{\circ}\text{C}$)

Item	Symbol		Test Condition	min	typ	max	Unit
D D.I. T	t _{PHL}			1.10	1.70	2.20	ns
Propagation Delay Time	t _{PLH}						
	t TLH	Fig. 1		0.40	_	0.95	ns
ransition Time	t THL						
Shift Frequency	fahift	1		380	500		MHz
			Serial-in, Parallel-in	0.75			ns
Set-up Time	t _{su}		Select input	1.80			
		Fig. 2	Serial-in, Parallel-in	0.20	_		ns
Hold Time	t A		Select input	-0.80	_		li a
Pulse Width	tpu	* m*	CP	0.75	_	_	ns




Fig.1 Propagation Delay Time




Fig. 2 Set-up and Hold Time


4×4 Content Addressable Memory

The HD100142F is a 4 word x 4 bit Content Addressable Memory (CAM). Each Word location has its own Address Select line. Reading or Writing is accomplished when the Address Select line is low. In the Read mode, Data from the addressed location appears at the Data (Qi) outputs.

A low Write Strobe selects the Write mode, a high Write Strobe select the Read mode. Each Data input has its own Mask input that blocks data storage when the Mask is high. The Data input word is simultaneously compared with each of the four memory Words.

If a Search Compare result in a Match, this output will go low. A high Mask input on any bit forces a Match of that bit. Each input has a $50k\Omega$ (typical) pull-down resistor tied to V_{EE} . The outputs require external resistance terminations as they are not terminated internally through resistance to the V_{EE} supply.

PIN ARRANGEMENT



TRUTH TABLE

Operation		In	puts		Flip-Flop	Ou	tputs
	Ws	A _i	D _i	MK;	Qij	M _i	Qi
	Ws	A 0	D ₀	MK o		M ₀	Q ₀
		A 1	D 1	MK 1		M 1	Q ₁
		A 2	D ₂	MK 2		M ₂	Q ₂
		A 3	D 3	MK 3		М 3	Q ₃
Write	×	Н	×	×	NC	×	L
Disabled	. ×	L	×	Н	NC	L	Q _{ijn-1}
-	Н	L	×	×	NC	×	Qijn-1
Write	L	L	Н	L	Н	L	Н
	L	L	L	L	L	L	L
Read	Н	L	×	×	Н	×	Н
	Н	L	×	×	L	×	L
Match Masked	Н	×	X	Н	N C	L	×
	Н	L	Н	L	L	Н	L
Match Not	Н	Н	Н	L	L	Н	L
Satisfied	Н	Н	L	L	Н	Н	L
	Н	L	L	L	н	Н	Н
	Н	L	Н	L	Н	L	Н
Match	Н	Н	Н	L	Н	L	L
Satisfied	Н	Н	L	L	L	L	L
	Н	L	L	L	L	L	L

H=High Voltage Level (Most Positive)
L=Low Voltage Level (Most Negative)

X = Don't Care (Maybe either high or low)

NC=No Change from Previous State

Ws=Write Strobe

A: =Address for ith Word D: =Data for jth Bit


MK; -Data mask for jth Bit (H-Mask)

 Q_{ij} =Cell State for ith Word, jth Bit M_i =Match Output of ith Word (L=True)

Qi =Data Output of jth Bit

Qn+1=Previous Cell State

LOGIC DIAGRAM




EDC CHARACTERISTICS ($V_{EE} = -4.5\text{V}$, $V_{cc} = \text{GND}$, $T_a = 0 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Co	ndition	1	min	typ	max	Unit
Supply Current	IEE	All input open	All input open				288	m A
			Ws, A, input		_	_	159	
Input Current	I _I H	$V_{IN} = V_{IL} \max$	D _n input		_	_	149	μA
			MK _n input		T -	_	164	
I_{IL} $V_{IN} = V_{IL}$ min					0.5	_	_	μA
Output Voltage	V_{OH}	$V_{IN} = V_{IH}$ max or $V_{IN} = V_{IL}$	$R_T = 50 \Omega$,		-1025	-955	-880	mV
output voitage	Vol	VIN-VIH max or VIN-VIL	mın	$V_{TT}=-2.0\mathrm{V}$	-1810	-1705	-1620	mV
Output Threshold	V _{OHC}	V -V V		$R_T=50 \Omega$,	-1035	_	_	mV
Voltage	Volc	VIN-VIH min or $VIN=VIL$	$V_{IN}=V_{IH}$ min or $V_{IN}=V_{IL}$ max $V_{TT}=-2.0 \text{ V}$				-1610	mV
Input Voltage	V_{IH}				-1165	-	-880	mV
voitage	V_{IL}				-1810	_	-1475	mV

EAC CHARACTERISTICS $(V_{EE}=-2.5\text{V}, V_{CC}=2.0\text{V}, Ta=25^{\circ}\text{C})$

Item	Symbol	Test Condition	min	typ	max	Unit
Address to Data Out	t _{AD}	Fig. 2, 3	1.30	1.90	2.70	
Data In to Match Out Time	t _{DM}	-	1.35	2.45	3.35	
Mask In to "Enable Partial" Match Out Time	t _{MM}	Fig. 4	1.25	1.95	2.65	1
Data In to New Data Out	t_{DD}		1.90	3.00	4.25	1
Write to New Data Out	t_{WD}	1	2.20	3.40	4.40	1
Address to Match	tam	Fig. 2	2.20	3.45	4.50	1
Mask to Data	t _{MD}	-		3.30	4.25	1
WS to Match	twsm		2.20	3.30	4.40	
Write Pulse Width	tw		1.20	0.80	_	ns
Address Set-up Before Write Time	tas		0.00	0.25	_	
Address Hold After Write Time	t _{AH}	1	0.00	0.30	_	
Data In Set-up Before Write Time	tDS	Fig. 1	-0.80	-1.25		
Data In Hold After Write Time	t _{DH}	tw=1.20ns	0.50	0.20	_	
Mask In Hold to Inhibit Write Time	t _{MH}		1.10	0.71	_	
Mask In Set-up to Inhibit Write Time	tms		-0.40	-0.70	_	
Transition Time	t _{TLH}		0.50	1.10	2.00	

TIMING RELATIONSHIPS $(t_W = 1.20 \text{ns})$






Fig.1 Output Rise and Fall Times and Waveforms

Fig. 2 Write Mode and Read/Write Mode Waveforms




Fig. 3 Read Mode Waveforms




Fig.4 Search Mode Waveforms


HD100145F

16×4 Read/Write Register File


The HD100145F is a 64-bit Register File organized as 16 words of four bits each. Separate address inputs for Read (AR_n) and Write (AW_n) operations reduce overall cycle time by allowing one address to be setting-up while the other is being executed. Operating speed is also enhanced by four output latches which store data from the previous read operation while writing is in progress. When both Write Enable ($\overline{\text{WE}}$) inputs are LOW, the circuit is in the WRITE mode and the latches are in a HOLD mode. When either $\overline{\text{WE}}$ input is HIGH, the circuit is in the READ mode, but the outputs

can be forced LOW by a HIGH signal on either of the Output Enable (\overline{OE}) inputs. This makes it possible to tie one \overline{WE} input and one \overline{OE} input together to serve as an active LOW Chip Select (\overline{CS}) input. When this wired \overline{CS} input is HIGH, reading will still take place internally and the resulting data will enter the latches and become available as soon as the \overline{CS} signal goes LOW, provided that the other \overline{OE} input is LOW. A HIGH signal on the Master Reset (MR) input overrides all other inputs, clears all cells in the memory, resets the output latches and forces the outputs LOW.

MPIN ARRANGEMENT



ELOGIC DIAGRAM



DC CHARACTERISTICS $(V_{EE} = -4.5\text{V}, V_{cc} = \text{GND}, T_a = 0 \sim +85^{\circ}\text{C})$

Item	Symbol	Te	est Condition		min	typ	max	Unit
Supply Current	IEE	All input open	119	170	247	mA		
	IIH	$V_{IN} = V_{IH}$ max	WE/LE	WE/LE input		_	270	μA
Input Current	11#	V IN - V IH max	All inpu	All input except WE/LE		_	220	μA
	IIL	$V_{IN} = V_{IL \ min}$				_	_	μA
Output Voltage	V _{OH}	$V_{IN} = V_{IH \text{ max or } V_{II, m}}$		$R_L = 50\Omega$,	-1025	955	-880	mV
Output Voitage	Vol	VIN-VIH max OF VIL m	in	$V_{TT} = -2.0 \text{V}$		-1705	-1620	mV
Output Threshold Voltage	Vonc	$V_{IN} = V_{IH \text{ min}} \text{ or } V_{IN} =$	- 17	$R_L = 50\Omega$,	-1035		_	mV
output Infestiola Voltage	Volc	VIN - VIH min OF VIN-	- V IL max	$V_{TT} = -2.0 \text{V}$	_	_	-1610	mV
Input Voltage					-1165		-880	mV
nput voitage	V _{IL}				-1810	_	-1475	mV

MAC CHARACTERISTICS ($V_{EE} = -2.5 \text{ V}, V_{CC} = 2.0 \text{ V},$	$Ta = 25^{\circ}C$)
-----------------------	---	----------------------


Item		Symbol	Test Condition	min	typ	max	Unit
Access/ Recovery Timing	Address Access	taa	Fig. 1 a	2.00	5.50	7. 20	ns
	Output Recovery	tor	Fig. 1b	1.00	2.20	2. 90	ns
	Output Disable	top		1.00	2.20	2. 90	ns
Read Timing	Address Set-up	t RSA 1	Fig. 1 c	3.00	2.00	_	ns
	Output Delay	tweq		2.00	4.50	5. 90	ns
Output Latch Timing	Address Set-up	trsa2	Fig. 1 d	8.30	5.50		ns
	Address Hold	trha	Fig. 1 e	0.00	-2.00		ns
Write Timing	Address Set-up	twsa	Fig. 2 a	3.00	2.00		ns
	Address Hold	t wha		0.00	-1.30		ns
	Data Set-up	twsp		9.00	6.00		ns
	Data Hold	twhD		0.00	-1.20	_	ns
	Min. Write Pulse Width	t w		6.00	4.00		ns
	WE to WE Set-up	tsw	- Fig. 2 b	0.50	_	_	ns
	WE to WE Hold	t _{HW}		0.00	_		ns
Master Reset Timing	Min. Reset Pulse Width	t _M	- Fig. 3 a	4.30			ns
	WE Hold to Write	t _{MHW}		7.00	_	_	ns
	Output Disable	tmq	Fig. 3b	3.50		_	ns

Not) The circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5m/s (500 linear fpm) is maintained.


TIMING RELATIONSHIPS

(a) Address Access Time $(\overline{WE}_1, \text{ or } \overline{WE}_2 = \text{High} : \overline{OE}_1 = \overline{OE}_2 = \text{Low}) \\ + 1.05V \\ - - - - + 0.3IV \\ - - - - - + 0.3IV$


(c) Read Timing, Address Set-up Time (unpulsed \overline{WE} , \overline{OE}_1 , \overline{OE}_2 =Low)



(b) Output Recovery/Disable Time (unpulsed $\overline{OE} = Low$)



(d) Output Latch Timing, Address Set-up Time (unpulsed \overline{WE} =Low)



(e) Output Latch Timing, Address Hold Time –(unpulsed \overline{WE} =Low)





Fig.1 Read Timing

- (a) Address and Data Set-up Time and Hold Time, Write Pulse Width (unpulsed \overline{WE} =Low)
- (b) \overline{WE} Set-up and hold times, write with other \overline{WE}






Fig. 2 Write Timing

- (a) Reset pulse width, \overline{WE} hold time for subsequent writing (address already set-up, unpulsed \overline{WE} =Low)
 - HR + 1.05V 50% + 0.31V + 1.05V WE
- (b) Output reset delay, MR to Q_n




Fig. 3 Master Reset Timing


+0.31V


HD100150F

Hex D-type Latches

The HD100150F contains six D-type latches with the True and Complement Outputs, a pair of Common Enables (Ea and Eb), and a Common Master Reset(MR). A Q output follows its D input when both Ea and Eb are low. When either Ea or Eb (or both) are high, a latch stores the last valid data present on its D input before Ea or Eb went high. The MR input overrides all other inputs and makes the Q outputs low.

PIN ARRANGEMENT





■TRUTH TABLE (each latch)

	Dn	Ea	Eb	MR	Qn
•	L	L	L	L	L
	Н	L	L	L	Н
	×	Н	×	L	*
	×	×	Н	L	*
	×	×	×	Н	L

- H=High Level L-Low Level
- $\times =$ Immaterial
- * = Retains data present before \overline{E} positive transition

DC CHARACTERISTICS $(V_{EE} = -4.5\text{V}, V_{CC} = \text{GND}, Ta = 0 \sim +85^{\circ}\text{C})$

Item	Symbol	Tes	Test Condition					Unit
Supply Current	IEE	All input open			79	113	159	mA
			MR input		_	_	450	μA
Input Current	I _{IH}	$V_{IN} = V_{IH \text{ max}}$	Dața input		_	_	340	μΑ
		F		Enable input		_	520	μA
	IIL	$V_{IN} = V_{IL \ min}$		0.5	_	_	μA	
	Von	$R_L = 50\Omega$,		-1025	-955	-880	mV	
Output Voltage	Vol	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IL} = V_{IL}$	/ IL min	$V_{TT} = -2.0V$	-1810	-1705	-1620	mV
	$\begin{array}{c c} I_{IL} & V_{IN} = V_{IL} \text{ min} \\ \hline V_{OH} & \\ V_{OL} & \\ \hline V_{OHC} & \\ \hline V_{OLC} & \\ \hline V_{IN} = V_{IH} \text{ min} & o \\ \hline \end{array}$.,	$R_L = 50\Omega$,	-1035	_	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH \text{ min}} \text{ or } V_{IN} = V_{IN}$	VIL max	$V_{TT} = -2.0V$	_		-1610	mV
Input Voltage	VIH				-1165		-880	mV
	VIL				-1810	_	-1475	mV

MAC CHARACTERISTICS $(V_{EE} = -2.5\text{V}, V_{CC} = 2.0\text{V}, T_a = 25^{\circ}\text{C})$

Item	Symbol		Test Condition	min	typ	max	Unit
	t_{PLH}		Enable input	0.75	1.15	1.50	
Propagation Delay Time	t_{PHL} Fig. 1		MR input	1.15	1.85	2.50	ns
	• • • • • • • • • • • • • • • • • • • •		Data input	0.55	0.85	1.20	
Transition Time	t _{TLH} , t _{THL}			0.45	0.90	1.50	ns
Set-up Time	t _{su}	Fig. 2	Data input	0.60	_	_	
	- 34	1 ig. 2	MR input (Release Time)	2.00	_		ns
Hold Time	t_h		Data input	0.30		_	ns
Pulse Width	t _{PW}		E (Low)	0.75	_	_	
T wise Width	· PW		MR (High)	1.30	-	_	ns

Note) The circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5m/s (500 linear fpm) is maintained.




Fig.1 Propagation Delay Time




Fig. 2 Set-up and Hold Time


HD100151F

Hex D-type Flip-Flops

HD100151F contains six master/slave flip-flops with True and Complement outputs. A pair of Common Clock inputs (CPa and CPb) and common Master Reset (MR) input. Data enters a

master when both CPa and CPb are low and transfers to the slave when CPa or CPb (or both) go high. The MR inputs overrides all other inputs and makes the Ω outputs low.

PIN ARRANGEMENT




TRUTH TABLE (Each Flip Flop)

D _n	CP.	CP _b	MR	Qn (t+1)
L		L	L	L
Н		L	L	Н
L	L	丁	L	L
Н	L		L	Н
×	Н		L	Qn(t)
×	丁	Н	L	Q _{n(t)}
×	×	×	Н	L

^{×:} Immaterial

MLOGIC DIAGRAM



DC CHARACTERISTICS ($V_{EE} = -4.5 \text{V}$, $V_{CC} = \text{GND}$, $Ta = 0 \sim +85 ^{\circ}\text{C}$)

Thom	Symbol	Tes	t Condition		min	typ	max	Unit
	IEE	All input open			98	141	198	mA
Supply Current	TEE	All input open	MR input				450	
Output 'Voltage Output Threshold Voltage	IIH	$V_{IN} = V_{IH \text{ max}}$	D ₀ ~D ₅ input		_	_	225	μΑ
Input Current	IIH.	VIN VIN MAX	CP., CP	b input	_		520	
	IIL	$V_{IN} = V_{IL min}$				_	_	μA
	Von				-1025	-955	-880	mV
Output 'Voltage	Vol	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} =$	VIL min	$V_{TT} = -2.0 \text{V}$	-1810	-1705	-1620	mV
	Vonc			$R_T = 50\Omega$,	-1035	_	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH \ min} \ \text{or} \ V_{IN} =$	VIL max	$V_{TT} = -2.0V$	_	_	-1610	mV
	VIH		_		-1165	_	-880	mV
Input Voltage	VII				-1810	_	-1475	mV

t, t+1: Time before and after CP positive

\blacksquare AC CHARACTERISTICS ($V_{EE}=-2.5\mathrm{V},\ V_{CC}=2.0\mathrm{V},\ Ta=25^{\circ}\mathrm{C}$)

Item	Symbol	Test	Condition	min	typ	max	Unit
Propagation Delay Time	t_{PLH}		CP input	0.80	1.30	1.80	Cint
	t _{PHL}		MR input	1.20	1.85	2.50	ns
Transition Time	t_{TLH}						
	t _{THL}	Son Tord Civilian		0.40	0.90	1.20	ns
Toggle Frequency	fice	See Test Circuit and W	aveform	400	550		MHz
Set-up Time	t _{su}		D input	0.60	_		MIIIZ
(I.11 Tr			MR input (Release Time)	2.00	_		ns
Hold Time	t _h		D input	-0.20	_	-	ns
Pulse Width	t pu		CP(High)	1.10	_		
			MR (High)	1.30	_	_	ns


Note) The circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5m/s (500 linear fpm) is maintained.

HD100155F

Quad. Multiplexers/Latches

The HD100155F contains four transparent latches, each of which can accept and store data from two sources. When both Enable ($\overline{\text{En}}$) inputs are low, the data that appears at an output is controlled by the Select (Sn) inputs, as shown in the operating mode table. In addition to routing data from either D_0 or D_1 , the Select inputs can force the outputs low for the case where the latch is transparent (both Enables are low) and can steer

PIN ARRANGEMENT



■OPERATING MODE TABLE

	CONT	ROLS		OUTPUT
$\overline{\overline{E}}_1$	E ₂	Ī,	Sı	Q,
Н	×	×	×	latched*
×	Н	×	×	latched*
L	L	L	L	Don
	L	L	Н	Don+D1n
L	L	Н	L	L
L	L	Н	Н	D ₁ n

H = High Level

a high signal from either D_0 or D_1 to an output. The Select inputs can be tied togehter for applications requiring only that data be steered from either D_0 or D_1 .

A positive-going signal on either Enable input latches the outputs. A high signal on the Master Reset (MR) input overrides all the other inputs and forces the Q outputs low.

TRUTH TABLE

			Input				Out	put
MR	E1	E2	Sı	So	D16 D16 D10 D1d	Dos Dos Dos Dos	ହି । ହୁଣ୍ଡ ହୁଣ୍ଡ ହୁଣ୍ଡ	Q. Q. Q. Q.
Н	×	×	×	×	×	×	Н	L
L	L	L	Н	Н	Н	×	L	Н
L	L	L	Н	Н	L	×	Н	L
L	L	L	L	L	×	Н	L	Н
L	L	L	L	L	×	L	Н	L
L	L	L	L	Н	×	×	Н	L
L	L	L	Н	Ľ	Н	×	L	Н
L	L	L	Н	L	×	Н	٠L	Н
L	L	L	Н	L	L	L	Н	L
L	Н	×	×	×	×	-×	No	Change
L	×	Н	×	×	×	×	No	Change

H=High level

L = Low Level


^{× =} immaterial

^{*} = Stores data present before \overline{E} went high.

L-Low Level

^{×=}Immaterial

BLOGIC DIAGRAM



EDC CHARACTERISTICS ($V_{EE} = -4.5 \text{V}$, $V_{CC} = \text{GND}$, $Ta = 0 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	Te	st Condition		min	typ	max	Unit
Supply Current	I_{EE}	All input open	l input open				133	mA
			S, input		66	95	220	1117
	I _{IH}	$V_{IN} = V_{IH \text{ max}}$	E, input		_	_	350	1
Input Current	1	VIN VIH max	Data inp	ut	_	_	340	μA
			MR inpu	t	_	_	430	
	IIL	$V_{IN} = V_{IL\ min}$			0.5	_	_	μΑ
Output Voltage	Von	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} =$	V.,	$R_T = 50\Omega$,	-1025	-955	-880	mV
	Vol	VIN VIN MAX OI VIN	VII. min	$V_{TT} = -2.0 \mathrm{V}$	-1810	-1705	-1620	mV
Output Threshold Voltage	Vonc	$V_{IN} = V_{IH \ min} \ \text{or} \ V_{IN} =$	V	$R_T = 50\Omega$,	-1035	_	_	mV
	Volc	THE PERMIT OF THE	V /L max	$V_{TT} = -2.0V$	_		-1610	mV
Input Voltage	VIH				-1165	_	-880	mV
	VIL				-1810		-1475	mV

$\blacksquare AC \ CHARACTERISTICS \ (\textit{V}_{EE} = -2.5 \text{V}, \ \textit{V}_{cc} = 2.0 \text{V}, \ \textit{T}_a = 25 ^{\circ}\text{C})$

Item	Symbol	Test	Condition	min	typ	max	Unit
			Data input	0.70	1.20	1.55	
Propagation Delay Time	t _{PLH}		S input	1.50	2.50	3.25	
	t _{PHL}		E input	1.00	1.70	2.20	ns
			MR input	1.00	1.85	2.70	
Transition Time	t _{TLH}	See Test Circuit and V	e Test Circuit and Waveform		1.10	1.65	ns
	t THL					1.00	113
C	ł		Data input	0.60	-	1	
Set-up Time	t su		S input	2.30	_		ns
			MR input (Release Time)	1.40	_	_	
Hold Time	t,		Data input	0.30			
			S input	-0.50		_	ns

Note) The circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5m/s (500 linear fpm) in maintained.

HD100156F


Mask-merge

The HD100156F merges two 4-bit words to form a 4-bit output word. The AMj enable allows the merge of An into Bn by one, two, or three places (per the ASj value) from the left. The BMj enable similarly allows the merge of Bn into An from the left (per the BSj value). The Bn merge overrides the An merge when both are enabled.


This means An first merges into Bn and Bn then merges into the An merge. A Bn address (BSj) greater than or equal to the An address (ASj) thus forces the outputs to all Bn. The merge outputs feed 4 latches, which have a common enable $\overline{(E)}$ input. All inputs have a $50k\Omega$ (typ.) pull-down resistor tied to VEE.

All four outputs do not have pull-down resistors, so they have wired-OR capability and will require external resistors.

MPIN ARRANGEMENT



ELOGIC DIAGRAM



TRUTH TABLE

				Input	т	,				0	utput		_
BM ₁	BM ₀	AM ₁	AM ₀	BS ₁	BS ₀	AS ₁	AS₀	Ē	$\overline{\mathbf{Q}}_{\mathfrak{o}}$	$\overline{\mathbf{Q}}_{1}$	$\overline{\mathbb{Q}}_2$	$\overline{\mathbb{Q}}_3$	_
×	×	Н	×	١×	×	×	×	L	B ₀	B ₁	B ₂	B ₃	_
Н	×	×	×	×	×	×	×	L	B ₀	B ₁	B2	Вз	
L	L	L	L	×	×	×	×	L	Ao	Aı	A ₂	A 3	-
.L	L	L	н	×	×	L	L	L	Во	B ₁	B ₂	B ₃	_
L	L	L	Н	×	×	L	Н	L	Αo	B ₁	B ₂	B ₃	_
L	L	L	Н	×	×	Н	L	L	Ao	Aı	B ₂	B ₃	-
L	L.	L	Н	×	×	Н	Н	L	A ₀	A 1	A ₂	B ₃	-
L	Н	L	L	L	L	×	ı×	L	Ao	A ₁	A2	A 3	-
L	Н	L	L	L	Н	×	×	L	B ₀	Aı	A ₂	A 3	-
L	Н	L	L	H	L	×	×	L	B ₀	B ₁	A ₂	A 3	-
L	Н	L	L	Н	Н	×	×	L	· B _o	B ₁	B ₂	A ₃	-
L	Н	L	Н	L	L	L	Н	L	Ao	B ₁	B ₂	B ₃	-
L	Н	L	Н	L	L	Н	L	L	A ₀	A ₁	B ₂	B ₃	
L	Н	L	Н	L	L	Н	Н	L	A ₀	A ₁	A2	B ₃	-
L	Н	L	Н	L	Н	Н	L	L	Bo	A ₁	B ₂	B ₃	-
L	Н	L	Н	L	Н	Н	Н	L	Bo	A 1	Az	B ₃	-
L	Н	L	Н	Н	L	Н	Н	L	Bo	B ₁	A ₂	B ₃	-
L	Н	L	Н	Н	Н	Н	Н	L	Bo	B ₁	B ₂	B ₃	Т
L	Н	L	Н	Н	Н	Н	L	L	Bo	B ₁	B ₂	B ₃	AS
L	Н	L	Н	Н	Н	L	Н	L	B ₀	B ₁	B ₂	B ₃	SS (
L	Н	L	Н	Н	Н	L	L	L	B ₀	B ₁	B ₂	B ₃	RES
L	Н	L	Н	Н	L	Н	L	L	Bo	B ₁	B ₂	B ₃	d d
L	Н	L	Н	Н	L	L	Н	L	Bo	B ₁	B ₂	B ₃	Ã
L	Н	L	H	Н	L	L	L	L	B ₀	B ₁	B ₂	B ₃	ADDRESS (BS)>ADDRESS (AS)
L	Н	L	Н	L	Н	L	Н	L	B ₀	B ₁	B ₂	Вз	SS (
L	Н	L	Н	L	Н	L	L	L	B ₀	B ₁	B ₂	B ₃	RE
L	Н	L	Н	L	L	L	L	L	Bo	B ₁	B ₂	B ₃	ADE
×	×	×	×	×	×	×	×	Н	Qo	Q_1	Q ₂	Q_3	

H=High Level L=Low Level

×=Don't care

EDC CHARACTERISTICS ($V_{EE} = -4.5 \text{V}$, $V_{cc} = \text{GND}$, $Ta = 0 \sim +85 ^{\circ}\text{C}$)

Item	Symbol	7	Test Condition		min	typ	max	Unit
Supply Current	I_{EE}	All input open			107	153	214	mA
	IIH	$V_{IN} = V_{IH \text{ max}}$	BS _i , AS	S_i , \overline{E} , BM_i , AM_i	_	_	265	
Input Current		TH TH MAX	A, B,		_	_	340	μA
	IIL	$V_{IN} = V_{IL\ min}$			0.5	_	_	μA
Output Voltage	V _{OH}	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN}$	- V	$R_T = 50\Omega$,	-1025	-955	-880	mV
	Vol	VIN VIH max OI VIN	— VIL min	$V_{TT} = -2.0 \text{V}$	-1810	-1705	-1620	mV
Output Threshold Voltage	Vonc	$V_{IN} = V_{IH \ min} \ \text{or} \ V_{IN}$	_ 1/	$R_T = 50\Omega$,	-1035			mV
	Volc	VIN - VIH min OF VIN	- VIL max	$V_{TT} = -2.0 \text{V}$			-1610	mV
Input Voltage	V_{IH}				-1165	-	-880	mV
	V_{IL}				-1810		-1475	mV

EAC CHARACTERISTICS ($V_{EE} = -2.5\text{V}$, $V_{CC} = 2.0\text{V}$, $T_a = 25^{\circ}\text{C}$)

Item	Symbol	Tes	t Condition	min	typ	max	Unit
rem			A _a , B _a	0.70	1.20	1.80	
	t _{PLH}		Ē	1.40	2.00	2.70	ns
Propagation Delay Time	t _{PHL}		Address	1.60	2.60	3.70	115
			AM _i , BM _i	1.60	2.70	4.00	
Transition Time	t _{TLH}			0.50	0.90	2.50	ns
	t.THL	See Test Circuit	Data	0.00	-	_	
Set-up Time	t.,	and Waveforms	AM _i , BM _i	1.80			ns
Set-up Time			AS _i , BS _i	1.80			
		1	Data	1.50	_		
Hold Time	t h		AM _i , BM _i	-0.50	_		ns
ioid i ime			AS _i , BS _i	-0.50	_		
Pulse Width	t _{PW}	†	E(Low)	1.40	_	_	ns

Note) The circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5m/s (500 linear fpm) is maintained.

HD100158F

8-bit Shift Matrix


The HD100158F contains a combinatorial network which performs the function of an 8-bit shift matrix. Three control lines (Sn) are internally decoded and define the number of places which an 8-bit word present at the inputs (Dn) is shifted to the left and presented at the outputs (Zn). A Mode Control input (M) is provided which if low, forces low all outputs to the right of the one that contain

D₇. This operation is sometimes referred to as "low backfill".

If M is high, an end-round shift is performed such that D_0 appears at the output to the right of the one that contains D7.

This operation is commonly referred to as "barrel shifting".

MPIN ARRANGEMENT




TRUTH TABLE

	INP	UT					OUT	ГРИТ			
M	So	S_1	S ₂	Z ₀	Z_1	Z ₂	Z ₃	Z ₄	Zs	Z ₆	Z ₇
×	L	L	L	D_0	D_1	D_2	D_3	D ₄	D ₅	D_6	D ₇
L	Н	L	L	D_1	D_2	D_3	D_4	D ₅	D ₆	D ₇	L
L	L	Н	L	D_2	D_3	D_4	D ₅	D_6	D_7	L	L
L	Н	Н	L	D_3	D ₄	D ₅	D_6	D_7	L	L	L
L	L	L	Н	D ₄	Ds	D_6	D_7	L	L	L	L
L	Н	L	Н	D ₅	D_6	D ₇	L	L	Ĺ	L	L
L	L	Н	Н	D_6	D_7	L	L	L	L	L	L
L	Н	Н	Н	D_7	L	L	L	L	L	L	L
Н	Н	L	L	D_1	D_2	D_3	D ₄	D ₅	D_6	D ₇	D ₀
Н	L	Н	L	D_2	D_3	D ₄	D ₅	D_6	D_7	D_0	D_1
Н	Н	Н	L	D_3	D ₄	Ds	D_6	D_7	D_0	D_1	D ₂
Н	L	L	Н	D ₄	D ₅	D_6	D_7	D_0	D_1	D ₂	D_3
Н	Н	L	Н	D ₅	D_6	D_7	D_0	\mathbf{D}_1	D ₂	D_3	D ₄
Н	L	Н	Н	D_6	D_7	D_0	\mathbf{D}_1	D_2	$\overline{D_3}$	D ₄	D ₅
H I = High	Н	Н	Н	D ₇	\mathbf{D}_0	\mathbf{D}_1	D_2	D_3	D_4	D ₅	D ₆

L = Low level

 $\times = I_{mmaterial}$

LOGIC DIAGRAM



DC CHARACTERISTICS ($V_{EE} = -4.5\text{V}$, $V_{cc} = \text{GND}$, $T_a = 0 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Conditio	'n	min	typ	may	Unit
Supply Current	IEE	All input open	All input open			max	
Input Current	I _{IH}	$V_{IN} = V_{IH \text{ max}}$	$V_{IN} = V_{IH \text{ max}}$		120	168 220	mA
- Input Guirent	IIL	$V_{IN} = V_{IL \ min}$		0.5	_		μA μA
Output Voltage	Von	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_{IL \text{ min}}$	$R_T = 50\Omega$	-1025	-955	-880	mV
	Vol	VII MAX OI VIN VIL min	$V_{TT} = -2.0 \mathrm{V}$	-1810	-1705	-1620	mV
Output Threshold Voltage	Vonc	$V_{IN} = V_{IH \ min} \ \text{or} \ V_{IN} = V_{IL \ max}$	$R_T = 50\Omega$	-1035	_	_	mV
	Volc	TIL MIN OF THE VIL MAX	$V_{TT} = -2.0 \mathrm{V}$	_	_	-1610	mV
Input Voltage	V _{IH}			-1165	_	-880	mV
	VIL			-1810	_	-1475	mV

$\blacksquare \mathsf{AC} \ \mathsf{CHARACTERISTICS} \ (\mathit{V_{EE}} = -2.5 \, \mathsf{V}, \ \mathit{V_{cc}} = 2.0 \, \mathsf{V}, \ \mathit{Ta} = 25 \, ^{\circ} \mathsf{C} \,)$

Item	Symbol	Test C	ondition	min	typ	max	Unit
Propagation Delay Time	tplH		D input	1.00	1.70	2.40	
	t _{PHL}	See test circuit	M input	1.25	2.30	3.80	ns
		and waveform	S _n input	1.50	2.30	3.70	
Transition Time	t _{TLH}						
Note) The circuits in a test cooket	t _{THL}			0.50	1.30	2.20	ns

Note) The circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5m/s (500 linear fpm) is maintained.


HD100160F

Dual Parity Generators/Checkers


The HD100160F is a Dual Parity Checker/ Generator. Each half has nine inputs, with the output being high when an even number of inputs are high. One of the nine inputs (Ia or Ib) has the shorter (through-put delay and is therefore preferred as the expansion input for generating parity for 16 or more bits. The HD100160F also has a Compare(C) output which allows the circuit to compare two 8-bit words.

The $\overline{\mathbf{C}}$ output is low when the two words match, bit for bit.

PIN ARRANGEMENT



LOGIC DIAGRAM



TRUTH TABLE (each half)

Sum of High Input	Output Z
EVEN	Н
ODD	L

$$\begin{split} \overline{C} = & \left(I_{0a} \bigoplus I_{1a} \right) + \left(I_{2a} \bigoplus I_{3a} \right) + \left(I_{4a} \bigoplus I_{5a} \right) + \left(I_{5a} \bigoplus I_{7a} \right) \\ & + \left(I_{0b} \bigoplus I_{1b} \right) + \left(I_{2b} \bigoplus I_{3b} \right) + \left(I_{4b} \bigoplus I_{5b} \right) + \left(I_{6b} \bigoplus I_{7b} \right) \end{split}$$

DC CHARACTERISTICS ($V_{EE} = -4.5\text{V}$, $V_{cc} = \text{GND}$, $Ta = 0 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test	Condition		min	typ	max	Unit
Supply Current	IEE	All input open			57	82	115	mA
			Ib, Ia		_	_	340	μΑ
Input Current	I _H	$V_{IN} = V_{IH \text{ max}}$	All input except Ib and Ia			_	220	μA
	IIL	$V_{IN} = V_{IL}$ min		0.5		_	μΑ	
Output Voltage	V _{OH}			$R_L = 50\Omega$	-1025	-955	-880	mV
	Vol	$V_{IN} = V_{IH \text{ max or }} V_{IN} = V_{IL \text{ min}}$ $V_{TT} = -2.0 \text{V}$		-1810	-1705	-1620	тV	
	Vonc			$R_L = 50\Omega$	-1035	_		mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH \text{ min or } V_{IN} = V_{IL}$	max	$V_{TT} = -2.0 \text{V}$	_	_	-1610	mV
Input Voltage	V_{IH}				-1165	_	-880	тV
	VIL			` \	-1810		-1475	тV

\blacksquare AC CHARACTERISTICS ($V_{EE}=-2.5\mathrm{V},\ V_{CC}=2.0\mathrm{V},\ Ta=25^{\circ}\mathrm{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
Propagation Delay Time			Ina, Inb to Z	1.30	2.50	3.75	ns
	t _{PLH}	+	Ina, Inb to $\overline{\mathbb{C}}$	1.20	2.00	2.90	ns
	t PH L		Ia, Ib to Z	0.60	0.90	1.40	ns
Transition Time	t _{TLH}		13	0.40	0.90	1.40	
	t _{THL}		\\\-	0.40	0.90	1.40	ns


Note) The circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5m/s (500 linear fpm) is maintained.

HD100163F


Dual 8-input Multiplexers

The HD100163F is a dual 8-input Multiplexer. The Data Select(Sn) inputs determine which bit (An and Bn) will be presented at the Outputs (Z_A and Z_B respectively). The same bit (0–7) will be selected for both the Z_A and Z_B output.

MILOGIC DIAGRAM



PIN ARRANGEMENT



TRUTH TABLE

						Inpu	ıt					
		Addres	s				Ĺ	ata				Output
	S2	Sı	S₀	A7 B7	A ₆ B ₆	As Bs	A ₄ B ₄	A ₃ B ₃	A ₂ B ₂	A ₁ B ₁	A ₀ B ₀	Output
	L L	L L	L	×	×	×	×	×	×	×	L H	L H
_	L L	L L	H	×	×	×	×	×	×	L H	×	L H
_	L L	H H	L L	×	×	×	×	×	L H	×	×	L H
_	L L	H H	H H	×	×	×	×	L H	×	×	×	L H
_	H H	L L	L L	×	×	×	L H	×	×	×	×	L H
_	H H	L L	H H	×	×	L H	×	×	×	×	×	L H
_	H H	H H	L L	×	L H	×	×	×	×	×	×	L H
_	H H	H H	H H	L H	×	×	×	×	×	×	×	L H

DC CHARACTERISTICS ($V_{EE} = -4.5$ V, $V_{CC} = \text{GND}$, $Ta = 0 \sim +85$ °C)

Item	Symbol	Test Condition		min	typ	max	Unit
Supply Current	IEE	All input open		76	109	153	mA
очерт, очетоно			S, input		_	265	μA
Input Current	IIH	$V_{IN} = V_{IH}$ max	A, B, input	_		340	μA
Input Current	IIL	V _{IN} = V _{IL min}		0.5	_	_	μA
	Von		$R_L = 50\Omega$	-1025	-955	-880	mV
Output Voltage	Vol	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_{IL \text{ min}}$	$V_{TT} = -2.0 \text{V}$	-1810	-1705	-1620	mV
	Vonc		$R_L = 50\Omega$	-1035	_	_	mV
Output Threshold Voltage	Volc	VIN=VIH min or VIN=VIL max	$V_{TT} = -2.0 \text{V}$	_	_	-1610	mV
	VIH			-1165	_	-880	mV
Input Voltage	VIL			-1810	_	-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE} = -2.5\text{V}$, $V_{CC} = 2.0\text{V}$, $Ta = 25^{\circ}\text{C}$)

Item	Symbol	Test Condition	min	typ	max	Unit	
D D.I. T.	t _{PLH}		Data input	0.60	0.95	1.50	
Propagation Delay Time	t _{PHL}	C. the district and maneforms	Select input	1.10	1.75	2.50	ns
Transition Time	t _{TLH}	See test circuit and waveforms		0.55	1.20	1.70	ns
	tthl			L	l		


Note) The circuit in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5m/s (500 linear fpm) is maintained,

HD100164F


16-input Multiplexers

The HD100164F is a 16-input Multiplexer. Data paths are controlled by four select lines (S0-S3). Their decoding is shown in the truth table. Output data polarity is the same as the selected input data.

ELOGIC DIAGRAM



■ PIN ARRANGEMENT



TRUTH TABLE

S ₀	Sı	S2	S ₃	Z
L	L	L	L	Ιο
Н	L	L	L	Ιı
L	Н	L	L	I ₂
Н	Н	L	L	I ₃
L	L	Н	L	I4
H	L	Н	L	Ιs
L	Н	Н	L	Iε
н	Н	Н	L	I 7
L	L	L	Н	I ₈
Н	L	L	Н	I 9
L	Н	L	Н	I 10
Н	Н	L	Н	I 11
L	L	Н	Н	I 12
Н	L	Н	Н	I 13
L	Н	Н	Н	J ₁₄
Н	Н	Н	. Н	I 15

DC CHARACTERISTICS ($V_{EE} = -4.5\text{V}$, $V_{CC} = \text{GND}$, $T_a = 0 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
Supply Current	IEE	All input open		43	70	98	mA
			In input	_		280	μ A
	IIн	VIN=VIH max	So, Si input	_	_	240	μΑ
Input Current			S2, S3 input		_	200	μA
•	I_{IL}	$V_{IN} = V_{IL}$ min	1	0.5	_	_	μA
	Von		$R_L = 50\Omega$	-1025	-955	-880	mV
Output Voltage	Vol	$V_{IN} = V_{IH \text{ max}} \text{ or } V_{IN} = V_{IL \text{ min}}$	$V_{TT}=-2.0V$	-1810	-1705	-1620	тV
	Vonc		$R_L = 50\Omega$	-1035		_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH \text{ min}} \text{ or } V_{IN} = V_{IL \text{ max}}$	$V_{TT}=-2.0V$	_	_	-1610	mV
	V _{IH}		1	-1165	_	-880	mV
Input Voltage	VIL			-1810	_	-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE} = -2.5\text{V}$, $V_{CC} = 2.0\text{V}$, $Ta = 25^{\circ}\text{C}$)

Item	Symbol	Test Condition			typ	max	Unit
			In input	1.00	1.65	2.35	
Propagation Delay Time	t _{PLH}		So, S1 input	1.45	2.40	3.20	ns
,	t _{PHL}	See test circuit and waveform	S2, S3 input	1.10	1.85	2.55	
	t _{TLH}			0.50	1.00	1.60	ns
Transition Time	t _{THL}			0.50	1.00	1,00	

Note) The circuit in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5 m/s (500 linear fpm) is maintained.

HD100165F


Universal Priority Encoders

The HD100165F contains eight input latches with a Common Enable $\overline{(E)}$ followed by encoding logic which generates the binary address of the highest priority input having a high signal. The circuit operates as a dual 4-input encoder when the Mode Control input (M) is low, and as a single 8-input encoder when M is high.

In the 8-input mode, Q_0 , Q_1 and Q_2 are the relevant outputs, I_0 is the highest priority input and GS_1 is the relevant Group Signal output. In the dual mode, Q_0 , Q_1 and GS_1 operate with I_0 - I_3 . Q_2 , Q_3 and GS_2 operate with I_4 - I_7 .

A GS output goes low when its pertinent inputs are all low. Inputs are latched when \overline{E} goes high. A high signal on the Output Enable $\overline{(OE)}$ input forces all Q outputs low and GS outputs high. Expansion to accommodate more inputs can be done by connecting the GS output of a higher priority group to the \overline{OE} input of the next lower priority group.

PIN ARRANGEMENT



TRUTH TABLE


Ē	ŌĒ	M	Io	I ₁	I2	I ₃	I4	Is	Ι6	I ₇	Qo		T 0	Τ ο	1 00	
L	L	L	Н	×	×	X			16	17	+	Q ₁	Q ₂	Q ₃	GS ₁	GS₂
L	L	L	L	H	×	×					L	L			Н	
L	L	L	L	L	Ĥ	×					Н	L		1	H	
Ĺ	L	L	L	L							L	Н			H	
L	L	L	1		L	H					Н	Н			H	
			L	L	L	L					L	L			L	
L	L	L					Н	×	×	×			L	L		Н
L	L	L					L	Н	×	×	1		Н	L		н
L	L	L					L	L	Н	×	1		L	н		н
L	L	L					L	L	L	Н			Н	н		н
L	L	L					L	L	L	L	İ		L	L		L
L	L	Н	Н	×	×	×	×	×	×	×	, ,					
L	L	н	L	н	×	×	×	×	×	×	L	L	L	L	Н	Н
L	L	н	L	L	Н	×	×	×	×		H	L	L	L	Н	Н
L	L	Н	L	Ĺ	L	Ĥ	×	×		×	L	Н	L	L	Н	Н
L	L	Н	L	L	L	L	Ĥ		×	×	Н	Н	L	L	Н	Н
L	L	Н	L	L	L			×	×	×	L	L	Н	L	Н	H
L	L	Н	L	L		L	L	Н	×	×	Н	L	H	L	Н	Н
L	L	Н			L	L	L	L	Н	×	L	Н	Н	L	н	H
			L	L	Ļ	L	L	L	L	Н	Н	Н	Н	L	Н	H
L	L	Н	L	L	L	L	L	L	L	L	L	L	L	L	L	Н
×	н	×	×	×	×	×	×	×	×	×	L	L	L	L	Н	Н
Н	L	L	×	×	×	×	×	×	×	×	*	*	*	*	*	*
Н	L	Н	×	×	×	×	×	×	×	×	*	*	*	/ *	*	*

H-High Level

L=Low Level

*=Stores data present before \overline{E} went high.

LOGIC DIAGRAM



DC CHARACTERISTICS ($V_{EE} = -4.5\text{V}$, $V_{cc} = \text{GND}$, $Ta = 0 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Condition	min	typ	max	Unit	
Supply Current	IEE	All input open	77	110	154	mA	
Supply Cultent	I _{IH}	$V_{IN} = V_{IH \text{ max}}$	_	_	230	μA	
Input Current	IIL	$V_{IN} = V_{IL}$ min		0.5	_		μΑ
	V _{OH}		$R_T = 50\Omega$,	-1025	-955	-880	mV
Output Voltage	Vol	$V_{IN} = V_{IH}$ max or $V_{IN} = V_{IL}$ min	$V_{TT}=-2.0V$	-1810	-1705	-1620	mV
	Vonc		$R_T = 50\Omega$,	-1035			mV
Output Threshold Voltage	Volc	VIN=VIH min or VIN=VIL max	$V_{TT} = -2.0 \text{V}$	_	_	-1610	mV
	VIH			-1165	-	-880	тV
Input Voltage	V_{IL}			-1810	_	-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE}=-2.5\mathrm{V},\ V_{CC}=2.0\mathrm{V},\ Ta=25^{\circ}\mathrm{C}$)

Item	Symbol		Test Condition	min	typ	max	Unit
Trem			In→Qn, Qn	1.10	2.15	3.35	
			In→GS1, GS2	1.00	2.00	3.35	
Propagation Delay Time		Fig. 1	E→Qn, Qn	1.75	3.00	3.80	
	t _{PLH}		Ē→GS1, GS2	1.75	3.00	3.80	
	tPHL		OE →Qn, Qn	1.00	1.75	2.50	ns
			OE→GS1, GS2	1.00	1.80	2.65	
•			M→Qn, Qn	1.00	2.00	3.00	
			M→GS ₁ , GS ₂	1.00	2.00	3.00	
	t _{TLH}			0.40	0.90	1.30	ns
Transition Time	t _{THL}			31.10			
Set-up Time	tou	77: 0	T. :	0.60			ns
Hold Time	t _h	Fig. 2 In input		0.40			ns

Note) The circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5m/s (500 linear fpm) is maintained.




Fig.1 Propagation Delay Time




Fig. 2 Set-up and Hold Time


HD100166F

9-bit Comparators


The HD100166F is a 9-bit Magnitude Comparator which compares the arithmetic value of two 9-bit words and indicates whether one word is greater than, or equal to the other.

The outputs do not have pull down resistors, which provides the wire OR functions by tying several outputs together.

PIN ARRANGEMENT



BLOGIC DIAGRAM



TRUTH TABLE

				Input					Output			
A ₈ B ₈	A ₇ B ₇	A6 B6	A5 B5	A ₄ B ₄	A ₃ B ₃	A ₂ B ₂	A ₁ B ₁	A ₀ B ₀	A>B	B>A	A=B	
H L		İ							Н	L	Н	
L H							1		L	н	Н	
$A_8 = B_8$	H L								Н	L	н	
$A_8 = B_8$	LH								L	н	Н	
$A_8 = B_8$	$A_7 = B_7$	H L							H	L	Н	
$A_8 = B_8$	$A_7 = B_7$	LH							L	н	Н	
$A_8 = B_8$	$A_1 = B_1$	A6=B6	H L					1	н	L	н	
$A_8 = B_8$	$A_7 = B_7$	A6=B6	LH						L	Н	н	
$A_8 = B_8$	$A_7 = B_7$	$A_6 = B_6$	$A_5 = B_5$	H L					Н	L	Н	
$A_8 = B_8$	$A_7 = B_7$	$A_6 = B_6$	$A_5 = B_5$	LH					L	н	н	
$A_8 = B_8$	$A_7 = B_7$	$A_6 = B_6$	$A_5 = B_5$	$A_4 = B_4$	H L				Н	L	н	
$A_8 = B_8$	$A_7 = B_7$	$A_6 = B_6$	$A_5 = B_5$	$A_4 = B_4$	L H				L	Н	н	
$A_8 = B_8$	$A_7 = B_7$	$A_6 = B_6$	$A_5 = B_5$	$A_4 = B_4$	$A_3 = B_3$	H L			Н	L	Н	
$A_8 = B_8$	$A_7 = B_7$	$A_6 = B_6$	$A_5 = B_5$	A4=B4	$A_3 = B_3$	LH			L	Н	н	
$A_8 = B_8$	$A_7 = B_7$	$A_6 = B_6$	$A_5 = B_5$	A4=B4	$A_3 = B_3$	$A_2 = B_2$	H L		н	L	Н.	
$A_8 = B_8$	$A_7 = B_7$	$A_6 = B_6$	$A_5 = B_5$	A.=B.	$A_3 = B_3$	$A_2 = B_2$	LH		L	Н	н	
$A_8 = B_8$	$A_7 = B_7$	$A_6 = B_6$	$A_5 = B_5$	$A_4 = B_4$	$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	H L	Н	L	H	
$A_8 = B_8$	$A_7 = B_7$	$A_6 = B_6$	$A_5 = B_5$	$A_4 = B_4$	$A_3 = B_3$	$A_2 = B_2$	$\mathbf{A}_1 = \mathbf{B}_1$	LH	L	н	H	
$A_8 = B_8$	$A_7 = B_7$	$A_6 = B_6$	$A_5 = B_5$	A4=B4	$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$\mathbf{A}_0 = \mathbf{B}_0$	L	L	L	

H=High Level L=Low Level Blank=Don't care

EDC CHARACTERISTICS ($V_{EE}=-4.5\mathrm{V},\ V_{CC}=\mathrm{GND},\ Ta=0\sim+85^{\circ}\mathrm{C}$)

Item	Symbol	Test Condition		min	1	T	Unit
Supply Current	IEE	All input open			170	238	
Input Current	I_{IH}	$V_{IN} = V_{IH}$ max	-	119		250	mA μA
Input Ourrent	IIL	$V_{IN} = V_{IL}$ min		0.5	_	-	μA
Output Voltage	V _{OH}	$V_{IN} = V_{IH \text{ max or }} V_{IN} = V_{IL \text{ min}}$	$R_T = 50\Omega$,	-1025	-955	-880	mV
	Vol	VIN VIII max OI VIN-VIL min	$V_{TT}=-2.0V$	-1810	-1705	-1620	mV
Output Threshold Voltage	Vonc	$V_{IN} = V_{IH \text{ min}} \text{ or } V_{IN} = V_{IL \text{ max}}$	$R_T = 50\Omega$,	-1035		_	mV
	Volc	VIN VIN mm OI VIN - VIL max	$V_{TT}=-2.0V$	_	_	-1610	mV
Input Voltage	V _{IH}			-1165	-	-880	mV
-	VIL			-1810	_	-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE} = -2.5 \text{V}, V_{CC} = 2.0 \text{V}, T_a = 25 ^{\circ}\text{C}$)

Item	Item Symbol Test Condition		min	typ	max	Unit
Propagation Delay Time	t_{PLH}			100	liiux	Cint
Tropagation Delay Time	t_{PHL}			2.10	3.00	ns
Transition Time	t _{TLH}	See test circuit and waveform				
	t _{THL}			0.90	1.30	ns

Note) The circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5 m/s (500 linear fpm) is maintained.


HD100170F

Universal Demultiplexers/Decoders


The HD100170F Universal Demultiplexer/ Decoder functions as either a dual Mode Control input(M). In the dual mode, each half has a pair of active low Enable (E) inputs. Pin assignments for the E inputs are such that in the 1-of-8 mode they can easily be tied together in pairs to provide two active low enables (pin 19 to 20 and pin 22 to 23). Signals applied to auxiliary inputs Ha, Hb and Hc

determine whether the outputs are active high or active low. In the dual 1-of-4 mode the address inputs are A0a, A1a and A0b, A1b with A2a unused (i.e., left open, tied to VBB or with low signal applied). In the 1-of-8 mode, the address inputs are A0a, A1a, A2a with A0b and A1b low or open.

PIN ARRANGEMENT



BLOGIC DIAGRAM



(Zn) for 1-of-8 applications

TRUTH TABLE

• Dual 1-of-4 Mode $(M=A_{2a}=H_C=L)$

	Ing	put		Active High Output (Ha, Hb=H)				Active Low Output (Ha, Hb=L)					
Eal	E ₂	A1.	A ₀ .	Zoa	Z1.	Z2.	Z3.	Zos	Zıa	Zzí	Z3.		
Еы	E _{b2}	Азь	Аоь	Zob	Z16	Z2b	Zзь	Zob	Z16	Z _{2b}	Zзь		
Н	×	×	×	L	L	L	L	Н	Н	H	Н		
×	Н	×	×	L	L	L	L	Н	Н	Н	Н		
L	L	L	L	Н	L	L	L	L	Н	H	Н		
L	L	L	Н	L	Н	L	L	н	L	Н	н		
L	L	н	L	L	L	Н	L	Н	Н	L	н		
L	L	н	Н	L	L	L	н	Н	Н	Н	L		

• Single 1-of-8 Mode $(M=H:A_{0b}=A_{1b}=H_a=H_b=L)$

		Input					Activ	e High (Output = H) *			
<u>E</u> 1	E ₂	A2.	A1.	A0.	Zo	Zı	Z₂	· Z ₃	Z	Zs	Z ₆	Zη
Н	×	×	×	×	L	L	L	L	L	L	L	L
×	Н	×	×	×	L	L	L	L	L	L	L	L
L	L	L	L	L	Н	L	L	L	L	L	L	L
L	L	L	L	Н	L	н	L	,L	L	L	L	L
L	L	L	н	L	L	L	Н	L	L	L	L	L
L	L	L	Н	н	L	L	L	Н	L	L	L	L
L	L	Н	L	L	L	L	L	L	Н	L	L	L
L	L	н	L	н	L	L	L	L	L	Н	L	L
L	L	Н	н	L	L	L	L	L.	L	L	н	L
L	L	н	н	н	L	L	L	L	L	L	L	н

^{*} for Hc=Low, Output states are complemented. $E_1 = E_{a1} \cdot E_{b1}, E_2 = E_{a2} \cdot E_{b2}$



EDC CHARACTERISTICS ($V_{EE} = -4.5\text{V}$, $V_{cc} = \text{GND}$, $T_a = 0 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Cond	Test Condition				max	Unit
Supply Current	IEE	All input open				109	153	mA
	I _{IH}	VIN-VIH PAS	H., A.,	A1., A2. input	_	_	310	μA
Input Current	11#	VIN-VIH maz	All oth	er input	_	. –	250	μA
	IIL	$V_{IN} = V_{IL}$ min			0.5	_		μA
Output Voltage	Von	VIN-VIH max or VIN-VII. min		$R_L = 50\Omega$,	-1025	- 955	-880	mV
Output voitage	Vol	VIN-VIH max OF VIN-VIL min		$V_{TT}=-2.0\mathrm{V}$	-1810	-1705	-1620	mV
Output Threshold Voltage	Vonc	VIN=VIH min or VIN=VII. mas		$R_L = 50\Omega$	-1035	-	_	mV
Output Threshold Voltage	Volc	VIN-VIH min OI VIN-VIL max		$V_{TT}=-2.0V$		_	-1610	mV
Input Voltage	V_{IH}				-1165	_	-880	mV
Tubut Antake	V_{IL}				-1810	_	-1475	mV

MAC CHARACTERISTICS ($V_{EE} = -2.5\text{V}$, $V_{cc} = 2.0\text{V}$, $T_a = 25^{\circ}\text{C}$)

Item	Symbol	Test Condition	min	typ	max	Unit	
			Ē₄/Ē₅ input	0.90	1.35	1.80	ns
Propagation Delay Time	t _{PLH}		A input	0.90	1.60	2.30	ns
r ropagation Delay 1 ime	t _{PHL}	See that simulation (H input	1.00	1.75	2.50	ns
		See test circuit and waveform	M input	1.60	2.60	3.60	ns
Transition Time	t _{TLH}			0.50	1 00		
Transition Time	t _{THL}			0.50	1.00	1.60	ns

Note) The circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5 m/s (500 linear fpm) is maintained.


HD100171F

Triple 4-input Multiplexers with Enable


The HD100171F contains Triple 4-input multiplexers which share a common decoder (inputs SO and S1). Output buffer gates provide true and

complement outputs. A high on the Enable input $\overline{(E)}$ forces all true outputs low (see truth table).

PIN ARRANGEMENT



LOGIC DIAGRAM



TRUTH TABLE

Ē	S ₀	Sı	Z,
L	L	L.	Io.
L	Н	L	I1.
L	L	Н	I ₂ ,
L	Н	Н	I3.
Н	×	×	L

DC CHARACTERISTICS ($V_{EE} = -4.5\text{V}$, $V_{cc} = \text{GND}$, $T_a = 0 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Condition			min	typ	max	Unit
Supply Current	IEE	All input open			56	81	114	m A
	I_{IH}	V _{IN} =V _{IH} no.	So, S1	Ē input	_		300	μA
Input Current	IIH	VIN= VIH max	Data input		_	_	340	μA
	IIL	$V_{IN} = V_{IL}$ min			0.5		_	μA
0	V _{OH}	v v v		$R_L = 50\Omega$	-1025	-955	-880	mV
Output Voltage	Vol	$V_{IN}=V_{IH}$ max or $V_{IN}=V_{IL}$ min		$V_{TT}=-2.0V$	-1810	-1705	-1620	mV
0	Vonc	77 77 77 77		$R_L = 50\Omega$	-1035	_	_	mV
Output Threshold Voltage	Volc	V _{IN} =V _{IH} min or V _{IN} =V _{IL} max		$V_{TT}=-2.0V$	_	_	-1610	mV
Y W-14	V _{IH}				-1165	_	880	mV
Input Voltage	V_{IL}			-	-1810		-1475	mV

EXACTERISTICS ($V_{EE} = -2.5 \text{V}$, $V_{CC} = 2.0 \text{V}$, $T_a = 25 ^{\circ}\text{C}$)

Item	Symbol	Test Condition	min	typ	max	Unit	
			Data input	0.55	0.95	1.30	ns
Propagation Delay Time	t _{PLH}		S ₀ /S ₁ input	1.00	1.60	2.30	ns
		See test circuit and waveform	E input	0.90	1.50	2.10	ns
Transition Time	ttlh, tthl			0.45	0.90	1.35	ns

Note) The circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5 m/s (500 linear fpm) is maintained.

HD100179F

Carry Look-ahead

The HD100179F is a high speed carry look-ahead general intended for use with the HD100180F 6-bit fast Adder and the HD100181F 4-bit ALU.

TRUTH TABLE

● C_{N+2} Output

_	C _N	G ₀	$\overline{\overline{P_0}}$	$\overline{G_1}$	$\overline{\mathbf{P}_1}$	C N+2
	×	×	×	L	×	L
	×	L	×	×	L	L
	L	×	L	×	L	L
A	ll o	Н				

 $\overline{C_{N+2}} = \overline{G_1} \cdot (\overline{P_1} + \overline{G_0}) \cdot (\overline{P_1} + \overline{P_0} + \overline{C_N})$ $\times = Don't \text{ care}$

● C_{N+4} Output

$\overline{\overline{C}_N}$	G ₀	P.0	G ₁	$\overline{\overline{P_1}}$	G ₂	P₂	G ₃	P 3	C N+4
×	×	×	×	×	×	×	L	×	L
×	×	×	×	×	L	×	×	L	L
×	×	×	L	×	×	L	×	L	L
×	L	×	×	L	×	L	×	L	L
L	×	L	×	L	×	L	×	L	L
All other combinations									

 $\overline{C_{N+4}} = \overline{G_3} \cdot (\overline{P_3} + \overline{G_2}) \cdot (\overline{P_3} + \overline{P_2} + \overline{G_1}) \cdot (\overline{P_3} + \overline{P_2} + \overline{P_1} + \overline{G_0}) \cdot (\overline{P_3} + \overline{P_2} + \overline{P_0} + \overline{C_N})$

● C_{N+6} Output

C _N	G ₀	Po	• G1	$\overline{P_1}$	G ₂	Pz	G 3	P ₃	G ₄	P4	G ₅	P 5	C N+6
×	×	×	×	×	×	×	×	×	×	×	L	×	L
×	×	×	×	×	×	×	×	×	L	×	×	L	L
×	×	×	×	×	×	×	L	×	×	L	×	L	L
×	×	×	×	×	L	×	×	L	×	L	×	L	L
×	×	×	L	×	×	L	×	L	×	L	×	L	L
×	L	×	×	L	×	L	×	L	×	L	×	L	L
L	×	L	×	L	×	L	×	L	×	L	×	L	L
All	other	combin	ations					-					Н


 $\frac{\overline{C_{N+6}} = \overline{G_5} \cdot (\overline{P_5} + \overline{G_4}) \cdot (\overline{P_5} + \overline{P_4} + \overline{G_3}) \cdot (\overline{P_5} + \overline{P_4} + \overline{P_3} + \overline{G_2}) \cdot (\overline{P_5} + \overline{P_4} + \overline{P_3} + \overline{P_2} + \overline{P_3}) \cdot (\overline{P_5} + \overline{P_4} + \overline{P_3} + \overline{P_2} + \overline{P_1} + \overline{P_3} + \overline{P_2} + \overline{P_1})}{(\overline{P_5} + \overline{P_4} + \overline{P_3} + \overline{P_2} + \overline{P_1} + \overline{P_3} + \overline{P_2} + \overline{P_1})} \cdot (\overline{P_5} + \overline{P_4} + \overline{P_3} + \overline{P_2} + \overline{P_1} + \overline{P_3} + \overline{P_2} + \overline{P_1})}$

● C_{N+8} Output


$\overline{\overline{C}_N}$	G ₀	$\overline{\overline{\mathbf{P}_0}}$	G ₁	$\overline{\overline{P_1}}$	G ₂	$\overline{\mathbf{P}_2}$	G ₃	<u>F</u> 3	G ₄	P ₄	G ₅	$\overline{\mathbf{P}_{5}}$	G 6	P 6	G7	$\overline{\overline{\mathbf{P}_{7}}}$	C N+8
×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	L	×	L
×	×	×	×	×	×	×	×	×	×	×	×	×	L	×	×	L	L
×	×	×	×	×	×	×	×	×	×	×	L	×	×	L	×	L	L
×	×	×	×	×	×	×	×	×	L	×	×	L	×	L	×	L	L
×	×	×	×	×	×	×	L	×	×	L	×	L	×	L	×	L	L
×	×	×	×	×	L	×	×	L	×	L	×	L	×	L	×	L	L
×	×	×	L	×	×	L	×	L	×	L	×	L	×	L	×	L	L
×	L	×	×	L	×	L	×	L	×	L	×	L	×	L	×	L	L
L	×	L	×	L	×	L	×	L	×	L	×	L	×	L	×	L	L
All other combinations										Н							

 $\overline{C_{N+4}} = \overline{G_1} \cdot (\overline{P_1} + \overline{P_6}) \cdot (\overline{P_2} + \overline{P_6} + \overline{P_6}) \cdot (\overline{P_2} + \overline{P_6} + \overline{P_6}) \cdot (\overline{P_2} + \overline{P_6} + \overline{P_6} + \overline{P_6}) \cdot (\overline{P_2} + \overline{P_6$

■ PIN ARRANGEMENT



LOGIC DIAGRAM



DC CHARACTERISTICS ($V_{EE} = -4.5$ V, $V_{CC} = \text{GND}$, $Ta = 0 \sim +85$ °C)

Item	Symbol	Test Condition	1	min	typ	max	Unit
Supply Current	IEE	All input open		115	165	231	m A
	_		Gn input	_	_	250	44.4
Input Current	I_{IH}	$V_{IH} = V_{IH}$ max	Pn input	_	_	340	μA
	I_{IL}	$V_{IH} = V_{IL}$ min	0.5	_	_	μA	
	V _{OH}		$R_T = 50 \Omega$,	-1025	-955	-880	mV
Output Voltage	Vol	$V_{IN} = V_{IH}$ max or $V_{IN} = V_{IL}$ min	$V_{TT} = -2.0 \text{V}$	-1810	-1705	-1620	mV
	Vonc		$R_T = 50 \Omega$,	-1035	_	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH}$ min or $V_{IN} = V_{IH}$ max	$V_{TT} = -2.0 \text{ V}$	_		-1610	mV
Input Voltage	VIH		-	-1165	_	-880	mV
	VIL			-1810		-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE}=-2.5\mathrm{V},\ V_{CC}=2.0\mathrm{V},\ Ta=25^{\circ}\mathrm{C}$)

Item	Symbol	Test Condition	min	typ	max	Unit
David Time	t plh,		1.10	1.80	2.45	ns
Propagation Delay Time	t PHL	See test circuit and waveform	1.10	1.00	2.40	
Transition Time	t тlн, t тhl	See test circuit and waveform		1.00	1.50	ns

Note) The circuit in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5 m/s (500 linear fpm) is maintained.

HD100180F

Fast 6-bit Adders


The HD100180F is a High Speed 6-bit Adder capable of performing as full 6-bit addition of 2 operands in 2ns.

Inputs for the adder are active low Carry-In.

Operand A, and Operand B; outputs are Function,

active low Carry Generate, and active low Carry Propagate. When used with the HD100179F, Full Carry Lookahead, as a second order Lookahead Block. HD100180F provides high speed addition of very long words.


PIN ARRANGEMENT



LOGIC FUNCTION

 $F_0 = P_0 \oplus C_{IN}$ $F_1 = P_1 \oplus (G_0 + P_0 C_{IN})$ $F_2 = P_2 \oplus (G_1 + P_1 G_0 + P_1 P_0 C_{IN})$ $F_3 = P_3 \oplus (G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{IN})$ $F_4 = P_4 \oplus (G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_{IN})$ $F_5 = P_5 \oplus (G_4 + P_4 G_3 + P_4 P_3 G_2 + P_4 P_3 P_2 G_1 + P_4 P_3 P_2 P_1 G_0 +$ $P_4 P_3 P_2 P_1 P_0 C_{IN}$ $\overline{P} = \overline{P_0 P_1 P_2 P_3 P_4 P_5}$ P5 P4 P3 P2 P1 G0 $P_0 = A_0 \oplus B_0$ $P_1 = A_1 \oplus B_1$ $P_2 = A_2 \oplus B_2$ $P_3 = A_3 \oplus B_3$ $P_4 = A_4 \oplus B_4$ $P_5 = A_5 \oplus B_5$

ELOGIC DIAGRAM



DC CHARACTERISTICS ($V_{EE} = -4.5\text{V}$, $V_{cc} = \text{GND}$, $T_a = 0 \sim +85^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit
Supply Current	IEE	All input open		137	195	255	m A
	IIH	$V_{IN} = V_{IH} \max$			_	220	μA
Input Current	IIL	$V_{IN} = V_{IL}$ min	0.5	_	_	μA	
O V. II	V _{OH}	V - V V V :	$R_T = 50\Omega$,	-1025	955	880	mV
Output Voltage	Vol	$V_{IN}=V_{IH}$ max or $V_{IN}=V_{IL}$ min	$V_{TT}=-2.0V$	-1810	-1705	-1620	mV
A	V _{OHC}		$R_T = 50 \Omega$,	-1035	-	_	mV
Output Threshold Voltage	Volc	$V_{IN} = V_{IH}$ min or $V_{IN} = V_{IL}$ max	$V_{TT} = -2.0 \text{V}$	_	_	-1610	mV
Input Voltage	VIH			-1165	_	-880	mV
	VIL			-1810	_	-1475	mV

MAC CHARACTERISTICS ($V_{EE} = -2.5\text{V}$, $V_{cc} = 2.0\text{V}$, $T_a = 25^{\circ}\text{C}$)


Item	Symbol	Te	min	typ	max	Unit	
			An/Bn→Fn	1.20	2.25	3.35	
Propagation Delay Time	t _{PLH} ,	See test circuit	An/Bn→Pn	1.00	1.90	2.75	
	t _{PHL}	and waveform	An/Bn→Gn	1.30	2.10	3.00	ns
			<u>Cın</u> →Fn	1.00	2.10	3.25	
Transition Time	t tlh,	All input		0.50	1.30	2.20	ns
Transition Time	t THL	An input		0.50	1.00	3.50	

Note) The circuit in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5m/s (500 linear fpm) is maintained.

4-bit Binary/BCD ALU

The HD100181F performs eight logic operations and eight arithmetic operations on a pair of 4-bit words. The operating mode is determined by signals applied to the Select (Sn) inputs, as shown in the Function Select table. In addition to performing binary arithmetic, the circuit contains the necessary correction logic to perform BCD addition and subtraction. Output latches are provided to reduce overall package count and increase system operating speed. When the latches are not required, leaving the Enable $\overline{(E)}$ input open makes the latches transparent.

PIN ARRANGEMENT




The circuit uses internal lookahead carry to minimize delay to the F outputs and to the ripple Carry Output, $\overline{Cn+4}$. Group carry lookahead Propagate $\overline{(P)}$ and Generate $\overline{(G)}$ outputs are also provided, which are independent of the carry In \overline{Co} . The \overline{P} output goes low when a plus operation produces fifteen (nine for BCD) or when a minus operation produces zero. Similarly, \overline{G} goes low, when the sum of A and B is greater than fifteen (nine for BCD) in plus mode, or when their difference is greater than zero in a minus mode.

FUNCTION SELECT TABLE

S₃	S ₂	Sı	S ₀	Function
Ľ	L	L	L	A plus B BCD
L	L	L	Н	A minus B BCD
L	L	Н	L	B minus A BCD
L	L	Н	H .	0 minus B BCD
L	Н	L	L	A plus B Binary
L	Н	L	H.	A minus B Binary
L	Н	Н	L	B minus A Binary
L	Н	Н	Н	0 minus B Binary
Н	L	L	L	$F_n = A_nB_n + \overline{A_nB_n}$
Н	L	L	Н	$F_n = A_n \overline{B_n} + \overline{A_n} B_n$
Н	L	Н	L	Fn=An+Bn
Н	L	Н	Н	Fn=An
Н	Н	L	L	$F_n = \overline{B_n}$
Н	Н	L	Н	Fn=Bn
Н	Н	Н	L	Fn=AnBn
Н	Н	Н	Н	Fn=Low

LOGIC DIAGRAM



EXECUTE: DC CHARACTERISTICS ($V_{EE} = -4.5$ V, $V_{cc} = \text{GND}$, $T_a = 0 \sim +85$ °C)

Item	Symbol	Test	Test Condition				max	Unit
Supply Current	IEE	All input open			135	195	270	m A
	I _{I H}	$V_{IN} = V_{IH} \max$	Sn, E input		_	_	350	
Input Current	<u> </u>	TH THE MAX	Other inputs		_	_	250	μA
	ItL	$V_{IN} = V_{IL}$ min	0.5	_	_	μA		
Output Voltage	V _{OH}	$V_{IN} = V_{IH} \text{ max or } V_{IN} = V_{IN}$	V., min	$R_T = 50 \Omega$	-1025	-955	-880	mV
	Vol			$V_{TT} = -2.0 \text{V}$	-1810	-1705	-1620	mV
Output Threshold Voltage	V _{OHC}	$V_{IN} = V_{IH}$ min or $V_{IN} = V_{IN}$	// max	$R_T = 50 \Omega$	-1035	_	_	mV
	Volc		7 L Mux	$V_{TT}=-2.0\mathrm{V}$	-	_	-1610	mV
Input Voltage	V _{I H}				-1165	_	-880	mV
•	VIL				-1810	-	-1475	mV

\blacksquare AC CHARACTERISTICS ($V_{EE} = -2.5 \text{V}, V_{CC} = 2.0 \text{V}, T_a = 25 ^{\circ}\text{C}$)

Item	Symbol	Test Condition		min	typ	max	Unit	
Propagation Delay Time	t plh. t phl		$\overline{C_0} \rightarrow F_n$	1.60	3.00	4.40	ns	
		See test circuit and waveforms	$\overline{C_0} \rightarrow \overline{Cn_{+4}}$	1.50	2.45	3.40		
			An, Bn→P, G	1.40	2.80	4.20		
			Sn→P, G	2.00	3.50	5.00		
			An, $Bn \rightarrow \overline{Cn_{+4}}$	2.00	3.85	5.70		
			$Sn \rightarrow \overline{Cn_{+4}}$	2.80	4.80	6.75		
			An, Bn→Fn	2.10	4.00	6.00		
			Sn→Fn	1.50	4.30	7.00		
			Ē→Fn	1.30	2.00	2.80	ı	
Transition Time	t tlh.			0.50	1 00			
	₽ THL			0.50	1.00	3.50	ns	
Setup Time			An, Bn→Ē	3.85	-	_		
	t.u		Sn→Ē	4.95		_	ns	
			Cn→E	2.15	-	_		
Hold Time	t _h		An, Bn→Ē	0.20	-1	_		
			Sn→Ē	0.95		_	ns	
			<u>Cn</u> → <u>E</u>	0.80				

Note) The circuit in a test socket or mounted on a printed circuit board and transverse air flow greater than 2.5 m/s (500 linear fpm) is maintained.



MÜNCHEN

Hitachi Electronic Components Europe GmbH Hans-Pinsel-Straße 3 8013 Haar/b. München © (089) 46 14-0 Telex: 5-22593 Telefax: (089) 46 31 51

PARIS

Hitachi Electronic Components
Europe GmbH
Bureau de Représentation en France
95-101, Rue Charles-Michels
F-93200 Saint Denis
© 01-8216015
Télex: 611387
Téléfax: 01-2436997

DÜSSELDORF

Hitachi Electronic Components Europe GmbH Königsallee 6 4000 Düsseldorf ☎ (0211) 8 49 95 Telex: 8-584536 Telefax: (0211) 32 46 12

MILANO

WILLANO
Hitachi Electronic Components
Europe GmbH
Via B. Davanzati, 27
I-20158 Milano
© 02-3 76 31 44
Telex: 320343
Telefax: 02-683730

STUTTGART

Hitachi Electronic Components Europe GmbH Fabrikstraße 17 7024 Filderstadt © (0711) 77 20 11 Telex: 7-255267

LONDON

Hitachi Electronic Components (UK) Ltd. Hitec House, 221-225 Station-Road Harrow, Middlesex, HA1 2XL © 01-8 61 14 14 Telex: 9 36 293 Telefax: 01-8636646



D-09-82-3. ECL Printed in West-Germany